Datasheet4U Logo Datasheet4U.com

MC100EP131 - ECL Quad D Flip-Flop

General Description

The MC10/100EP131 is a Quad Master slaved D flip

common set and separate resets.

The device is an expansion of the E131 with differential common clock and individual clock enables.

Key Features

  • 460 ps Typical Propagation Delay.
  • Maximum Frequency > 3 GHz Typical.
  • Differential Individual and Common Clocks.
  • Individual Asynchronous Resets.
  • Asynchronous Set.
  • PECL Mode Operating Range: VCC = 3.0 V to 5.5 V with VEE = 0 V.
  • NECL Mode Operating Range: VCC = 0 V with VEE =.
  • 3.0 V to.
  • 5.5 V.
  • Open Input Default State.
  • Safety Clamp on Inputs.
  • Q Output Will Default LOW with Inputs Open or at VE.

📥 Download Datasheet

Datasheet Details

Part number MC100EP131
Manufacturer onsemi
File Size 217.50 KB
Description ECL Quad D Flip-Flop
Datasheet download datasheet MC100EP131 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC100EP111 LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER Motorola
MC100EP221 LOW-VOLTAGE 1:20 DIFFERENTIAL ECL/PECL CLOCK DRIVER Motorola
MC100EP223 Low Voltage 1:22 Differential PECL/HSTL Clock Driver Motorola Semiconductor
MC100E016 8-Bit Synchronous Binary Up Counter Motorola
MC100E101 Quad 4-Input OR/NOR Gate Motorola

Other Datasheets by onsemi

Part Number Description
MC100EP139 Clock Generation Chip
MC100EP101 3.3V / 5V ECL Quad 4-Input OR/NOR
MC100EP105 3.3V / 5VECL Quad 2-Input Differential AND/NAND
MC100EP11 3.3V / 5VECL 1:2 Differential Fanout Buffer
MC100EP116 3.3 V / 5 V Hex Differential Line Receiver/Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
3.3 V/5 V ECL Quad D Flip-Flop with Set, Reset, and Differential Clock MC10EP131, MC100EP131 Description The MC10/100EP131 is a Quad Master−slaved D flip−flop with common set and separate resets. The device is an expansion of the E131 with differential common clock and individual clock enables. With AC performance faster than the E131 device, the EP131 is ideal for applications requiring the fastest AC performance available. Each flip−flop may be clocked separately by holding Common Clock (CC) LOW and CC HIGH, then using the differential Clock Enable inputs for clocking (C0−3, C0−3). Common clocking is achieved by holding the differential inputs C0−3 LOW and C0−3 HIGH while using the differential Common Clock (CC) to clock all four flip−flops.