MC100EP142 - ECL 9-Bit Shift Register

onsemi

Download the MC100EP142 datasheet PDF. This datasheet also covers the MC10EP142 variant, as both devices belong to the same ecl 9-bit shift register family and are provided as variant models within a single manufacturer datasheet.

📥 Download Datasheet

MC100EP142 ecl 9-bit shift register by onsemi - Datasheet Preview — Note: The manufacturer provides a single datasheet file (MC10EP142_ONSemiconductor.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number	MC100EP142
Manufacturer	onsemi
File Size	128.52 KB
Description	ECL 9-Bit Shift Register
Datasheet	MC100EP142 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
MC100EP111	LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER	Motorola
MC100EP221	LOW-VOLTAGE 1:20 DIFFERENTIAL ECL/PECL CLOCK DRIVER	Motorola
MC100EP223	Low Voltage 1:22 Differential PECL/HSTL Clock Driver	Motorola Semiconductor
MC100E016	8-Bit Synchronous Binary Up Counter	Motorola
MC100E101	Quad 4-Input OR/NOR Gate	Motorola

Other Datasheets by onsemi

Part Number	Description
MC100EP14	ECL/PECL/HSTL Clock Driver
MC100EP140	ECL Phase-Frequency Detector
MC100EP101	3.3V / 5V ECL Quad 4-Input OR/NOR
MC100EP105	3.3V / 5VECL Quad 2-Input Differential AND/NAND
MC100EP11	3.3V / 5VECL 1:2 Differential Fanout Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

MC10EP142, MC100EP142 3.3 V / 5 V ECL 9-Bit Shift Register The MC10EP/100EP142 is a 9−bit shift register, designed with byte-parity applications in mind. The MC10/100EP142 is capable of performing serial/parallel data into serial/parallel out and shifting in only one direction. The nine inputs D0 − D8 accept parallel input data, while S−IN accepts serial input data. The QT0:87 outputs do not need to be terminated for the shift operation to function. To minimize power, any Q output not used should be left unterminated. The SEL (Select) input pin is used to switch between the two modes of operation − SHIFT and LOAD. The shift direction is from Bit 0 to Bit 8.