Datasheet4U Logo Datasheet4U.com

MC100LVEL37 - Clock Fanout Buffer

General Description

The MC100LVEL37 is a fully differential 1:4 fanout buffer.

device offers two outputs at ÷1 of the input frequency, and two outputs at ÷2 of the input frequency.

The Low Output-Output Skew of the device makes it ideal for distributing 1x and 1/2x frequency synchronous signals.

Key Features

  • 700 ps Typical Propagation Delays.
  • 50 ps Maximum Output-Output Skews.
  • ESD Protection:.
  • > 2 kV Human Body Model.
  • > 200 V Machine Model.
  • The 100 Series Contains Temperature Compensation.
  • PECL Mode Operating Range: VCC = 3.0 V to 3.8 V with VEE = 0 V.
  • NECL Mode Operating Range: VCC = 0 V with VEE =.
  • 3.0 V to.
  • 3.8 V.
  • Internal Input Pulldown Resistors.
  • Qn Output will Default LOW with Inputs Open.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC100LVEL37 ECL/PECL Clock Fanout Buffer Motorola
MC100LVEL30 Triple D Flip-Flop Motorola
MC100LVEL31 D Flip-Flop Motorola
MC100LVEL32 Divider Motorola
MC100LVEL33 Divider Motorola

Other Datasheets by onsemi

Part Number Description
MC100LVEL30 Triple D Flip-Flop
MC100LVEL31 3.3V ECL D Flip?Flop
MC100LVEL32 2 Divider
MC100LVEL33 Divider
MC100LVEL34 Clock Generation Chip

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MC100LVEL37 3.3 V ECL 1:4 ÷1/÷2 Clock Fanout Buffer Description The MC100LVEL37 is a fully differential 1:4 fanout buffer. The device offers two outputs at ÷1 of the input frequency, and two outputs at ÷2 of the input frequency. The Low Output-Output Skew of the device makes it ideal for distributing 1x and 1/2x frequency synchronous signals. The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open the CLKn input will pull down to VEE, The CLKn input will bias around VCC/2 and the Qn output will go LOW.