MC10H645 Datasheet PDF - ON Semiconductor 2:1:9 TTL Clock Driver Specs

MC10H645 - 2:1:9 TTL Clock Driver

Datasheet Summary

Description

Driver.

28 for optimal power and signal pin placement.

Features

a 24 mA TTL output stage with AC performance specified into a 50 pF load capacitance. A 2:1 input Mux is provided on chip to allow for distributing both system and diagnostic clock signals or designing clock redundancy into a system. With the SEL input held LOW the DO input will be selected, while the D1 input is selected when the SEL input is forced HIGH. Features.
Low Skew Typically 0.65 ns Within Device.
Guaranteed Skew Spec 1.25 ns Part.
to.
Part.
Inp.

Datasheet Details

Part number	MC10H645
Manufacturer	ON Semiconductor
File Size	63.98 KB
Description	2:1:9 TTL Clock Driver
Datasheet	MC10H645 Datasheet
Additional preview pages of the MC10H645 datasheet.

📁 Similar Datasheet

MC10H645 - 1:9 TTL Clock Driver (Motorola)

MC10H640 - PECL to TTL Clock Driver (Motorola)

MC10H641 - SINGLE SUPPLY PECL-TTL 1:9 CLOCK DISTRIBUTION CHIP (Motorola)

MC10H642 - 68030/040 PECL-TTL CLOCK DRIVER (Motorola)

MC10H643 - DUAL SUPPLY ECL-TTL 1:8 CLOCK DRIVER (Motorola)

MC10H644 - 68030/040 PECL-TTL CLOCK DRIVER (Motorola)

MC10H646 - PECL/TTL-TTL 1:8 Clock Distribution Chip (Motorola)

MC10H600 - 9-Bit TTL to ECL Translator (Motorola)

MC10H601 - 9-Bit ECL/TTL Translator (Motorola)

Full PDF Text Transcription

Click to expand full text

MC10H645 2:1:9 TTL Clock Driver Description The MC10H645 is a single supply, low skew, TTL I/O 2:1:9 Clock Driver. Devices in the H600 clock driver family utilizes the PLCC−28 for optimal power and signal pin placement. The device features a 24 mA TTL output stage with AC performance specified into a 50 pF load capacitance. A 2:1 input Mux is provided on chip to allow for distributing both system and diagnostic clock signals or designing clock redundancy into a system. With the SEL input held LOW the DO input will be selected, while the D1 input is selected when the SEL input is forced HIGH. Features • Low Skew Typically 0.65 ns Within Device • Guaranteed Skew Spec 1.

Published: Apr 26, 2005 |