Datasheet4U Logo Datasheet4U.com

MC14515 - 4-Bit Transparent Latch/4-to-16 Line Decoder

Key Features

  • ted and transferred via a 3.
  • state data bus to a data distributor for rearrangement and entry into 16 output registers. In this way sequential data can be re.
  • routed or intermixed according to patterns determined by data select and distribution inputs. Data is placed into the routing scheme via the eight inputs on both MC14512 data selectors. One register is assigned to each input. The signals on A0, A1, and A2 choose one of eight inputs for transfer out to the 3.
  • state data.

📥 Download Datasheet

Datasheet Details

Part number MC14515
Manufacturer onsemi
File Size 202.16 KB
Description 4-Bit Transparent Latch/4-to-16 Line Decoder
Datasheet download datasheet MC14515 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC145151 Parallel-Input PLL Frequency Synthesizer Motorola
MC145151-2 PLL Frequency Synthesizers NXP
MC145152-1 Parallel-Input PLL Frequency Synthesizer Motorola
MC145152-2 PLL Frequency Synthesizers NXP
MC145155-2 (MC145151-2 - MC145158-2) Parallel-Input PLL Frequency Synthesizer Motorola

Other Datasheets by onsemi

Part Number Description
MC14515B 4-Bit Transparent Latch/4-to-16-Line Decoder
MC14511B BCD-To-Seven Segment Latch/Decoder/Driver
MC14512B 8-Channel Data Selector
MC14513B BCD-To-Seven Segment Latch/Decoder/Driver
MC14514B 4-Bit Transparent Latch/4-to-16-Line Decoder

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MC14514B, MC14515B 4-Bit Transparent Latch/4-to-16 Line Decoder The MC14514B and MC14515B are two output options of a 4 to 16 line decoder with latched inputs. The MC14514B (output active high option) presents a logical “1” at the selected output, whereas the MC14515B (output active low option) presents a logical “0” at the selected output. The latches are R–S type flip–flops which hold the last input data presented prior to the strobe transition from “1” to “0”. These high and low options of a 4–bit latch/4 to 16 line decoder are constructed with N–channel and P–channel enhancement mode devices in a single monolithic structure. The latches are R–S type flip–flops and data is admitted upon a signal incident at the strobe input, decoded, and presented at the output.