Datasheet4U Logo Datasheet4U.com

MC74AC299 - 8-Input Universal Shift/Storage Register

Download the MC74AC299 datasheet PDF. This datasheet also covers the MC74ACT299 variant, as both devices belong to the same 8-input universal shift/storage register family and are provided as variant models within a single manufacturer datasheet.

General Description

The MC74AC299/74ACT299 contains eight edge triggered D type flip

flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations.

The type of operation is determined by S0 and S1, as shown in the Truth Table.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (MC74ACT299_ONSemiconductor.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number MC74AC299
Manufacturer onsemi
File Size 254.48 KB
Description 8-Input Universal Shift/Storage Register
Datasheet download datasheet MC74AC299 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC74AC299 8-Input Universal Shift/Storage Register Motorola
MC74AC20 DUAL 4-INPUT NAND GATE Motorola
MC74AC240 OCTAL BUFFER/LINE DRIVER Motorola
MC74AC241 OCTAL BUFFER/LINE DRIVER Motorola
MC74AC244 OCTAL BUFFER/LINE DRIVER Motorola

Other Datasheets by onsemi

Part Number Description
MC74AC20 Dual 4-Input NAND Gate
MC74AC240 Octal Buffer/Line Driver
MC74AC244 Octal Buffer/Line Driver
MC74AC245 OCTAL BIDIRECTIONAL TRANSCEIVER
MC74AC253 DUAL 4-INPUT MULTIPLEXER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MC74AC299, MC74ACT299 8−Input Universal Shift/ Storage Register with Common Parallel I/O Pins The MC74AC299/74ACT299 is an 8−bit universal shift/storage register with 3−state outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip−flop outputs are multiplexed to reduce the total number of package pins. Additional outputs are provided for flip−flops Q0, Q7 to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.