Datasheet4U Logo Datasheet4U.com

MC74HC112A - Dual J-K Flip-Flop

Key Features

  • Output Drive Capability: 10 LSTTL Loads.
  • Outputs Directly Interface to CMOS, NMOS, and TTL.
  • Operating Voltage Range: 2.0 to 6.0 V.
  • Low Input Current: 1.0 mA.
  • High Noise Immunity Characteristic of CMOS Devices.
  • In Compliance with the Requirements Defined by JEDEC Standard No. 7A.
  • Similar in Function to the LS112 Except When Set and Reset are Low Simultaneously.
  • Chip Complexity: 100 FETs or 25 Equivalent Gates.
  • These.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC74HC11 Triple 3-Input AND Gate Motorola
MC74HC11A Triple 3-Input AND Gate Motorola
MC74HC125A Quad 3-State Noninverting Buffers Motorola
MC74HC125N CMOS Bus Buffer Gates ETC
MC74HC126A Quad 3-State Noninverting Buffers Motorola

Other Datasheets by onsemi

Part Number Description
MC74HC11A Triple 3-Input AND Gate
MC74HC10A Triple 3-Input NAND Gate
MC74HC125A Quad 3-State Noninverting Buffers
MC74HC126A Quad 3-State Noninverting Buffers
MC74HC132A Quad 2-Input NAND Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MC74HC112A Dual J-K Flip-Flop with Set and Reset High−Performance Silicon−Gate CMOS The MC74HC112A is identical in pinout to the LS112. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. Each flip−flop is negative−edge clocked and has active−low asynchronous Set and Reset inputs. The HC112A is identical in function to the HC76, but has a different pinout. Features • Output Drive Capability: 10 LSTTL Loads • Outputs Directly Interface to CMOS, NMOS, and TTL • Operating Voltage Range: 2.0 to 6.0 V • Low Input Current: 1.0 mA • High Noise Immunity Characteristic of CMOS Devices • In Compliance with the Requirements Defined by JEDEC Standard No.