Datasheet4U Logo Datasheet4U.com

NB3L553 - 2.5V / 3.3V / 5.0V 1:4 Clock Fanout Buffer

General Description

The NB3L553 is a low skew 1

clock distribution in mind.

to

output skew.

Optimal design, layout and processing minimize skew within a device and from device to device.

Key Features

  • Input/Output Clock Frequency up to 200 MHz.
  • Low Skew Outputs (35 ps), Typical.
  • RMS Phase Jitter (12 kHz.
  • 20 MHz): 29 fs (Typical).
  • Output goes to Three.
  • State Mode via OE.
  • Operating Range: VDD = 2.375 V to 5.25 V.
  • 5 V Tolerant Input Clock ICLK.
  • Ideal for Networking Clocks.
  • Packaged in 8.
  • pin SOIC.
  • Industrial Temperature Range.
  • These are Pb.
  • Free Devices Q1 Q2 ICLK Q3 Q4 OE Fig.

📥 Download Datasheet

Datasheet Details

Part number NB3L553
Manufacturer onsemi
File Size 273.40 KB
Description 2.5V / 3.3V / 5.0V 1:4 Clock Fanout Buffer
Datasheet download datasheet NB3L553 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
NB3002-VA10A High speed thermal printhead (300 dots / inch) Rohm
NB311 1.5Amp Complementary Power Drivers National Semiconductor
NB312 1.5Amp Complementary Power Drivers National Semiconductor
NB313 1.5Amp Complementary Power Drivers National Semiconductor
NB321 1.5Amp Complementary Power Drivers National Semiconductor

Other Datasheets by onsemi

Part Number Description
NB3L02 High Precision 1:2 Clock Fanout Buffer
NB3L03 High Precision 1:3 Clock Fanout Buffer
NB3L202K Differential 1:2 HCSL Fanout Buffer
NB3L204K Differential 1:4 HCSL Fanout Buffer
NB3L208K 2.5V / 3.3V Differential 1:8 HCSL Fanout Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
2.5 V / 3.3 V / 5.0 V 1:4 Clock Fanout Buffer NB3L553 Description The NB3L553 is a low skew 1−to 4 clock fanout buffer, designed for clock distribution in mind. The NB3L553 specifically guarantees low output−to−output skew. Optimal design, layout and processing minimize skew within a device and from device to device. Features • Input/Output Clock Frequency up to 200 MHz • Low Skew Outputs (35 ps), Typical • RMS Phase Jitter (12 kHz – 20 MHz): 29 fs (Typical) • Output goes to Three−State Mode via OE • Operating Range: VDD = 2.375 V to 5.25 V • 5 V Tolerant Input Clock ICLK • Ideal for Networking Clocks • Packaged in 8−pin SOIC • Industrial Temperature Range • These are Pb−Free Devices Q1 Q2 ICLK Q3 Q4 OE Figure 1. Block Diagram DATA SHEET www.onsemi.