Datasheet4U Logo Datasheet4U.com

NB6L14 - Differential 1:4 LVPECL Fanout Buffer

General Description

fanout buffer.

The differential inputs incorporate internal 50 W termination resistors that are accessed through the VT pin.

Key Features

  • Input Clock Frequency > 3.0 GHz.
  • Input Data Rate > 2.5 Gb/s.
  • < 20 ps Within Device Output Skew.
  • 350 ps Typical Propagation Delay.
  • 150 ps Typical Rise and Fall Times.
  • Differential LVPECL Outputs, 700 mV Amplitude, Typical.
  • LVPECL Mode Operating Range: VCC = 2.375 V to 3.63 V with GND = 0 V.
  • Internal 50 W Input Termination Resistors Provided.
  • VREF_AC Reference Output Voltage.
  • 40°C to +85°C Ambient O.

📥 Download Datasheet

Datasheet Details

Part number NB6L14
Manufacturer onsemi
File Size 282.83 KB
Description Differential 1:4 LVPECL Fanout Buffer
Datasheet download datasheet NB6L14 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
NB632 High Effeciency 4A 24V Synchronous Step-down Converter MPS
NB633 Synchronous Step-down Converter MPS
NB633EL Synchronous Step-down Converter MPS
NB636 500kHz Synchronous Step-down Converter MPS
NB636DL 500kHz Synchronous Step-down Converter MPS

Other Datasheets by onsemi

Part Number Description
NB6L14M Differential 1:4 CML Fanout Buffer
NB6L14S 2.5V 1:4 AnyLevel Differential Input to LVDS Fanout Buffer/Translator
NB6L11 2.5V / 3.3V MULTILEVEL INPUT TO DIFFERENTIAL LVPECL/LVNECL
NB6L11M Differential CML Fanout Buffer
NB6L11S Input to LVDS Fanout Buffer/Translator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
NB6L14 2.5 V/3.3 V 3.0 GHz Differential 1:4 LVPECL Fanout Buffer Multi−Level Inputs with Internal Termination Description The NB6L14 is a 3.0 GHz differential 1:4 LVPECL clock or data fanout buffer. The differential inputs incorporate internal 50 W termination resistors that are accessed through the VT pin. This feature allows the NB6L14 to accept various logic standards, such as LVPECL, LVCMOS, LVTTL, CML, or LVDS logic levels. The VREF_AC reference output can be used to rebias capacitor−coupled differential or single−ended input signals. The 1:4 fanout design was optimized for low output skew applications. The NB6L14 is a member of the ECLinPS MAX™ family of high performance clock and data management products. Features • Input Clock Frequency > 3.0 GHz • Input Data Rate > 2.