NB7V33M - 1.8V / 2.5V 10GHz Div By 4 Clock Divider

Description

asynchronous reset.

The differential Clock inputs incorporate internal 50 W termination resistors and will accept LVPECL, CML and LVDS logic levels.

The NB7V33M produces a ÷4 output copy of an input Clock operating up to 10 GHz with minimal jitter.

Features

Maximum Input Clock Frequency > 10 GHz, typical.
260 ps Typical Propagation Delay.
35 ps Typical Rise and Fall Times.
Differential CML Outputs, 400 mV Peak.
to.
Peak, Typical.
Operating Range: VCC = 1.71 V to 2.625 V with GND = 0 V.
Internal 50 W Input Termination Resistors.
Random Clock Jitter < 0.8 ps RMS.
QFN.
16 Package, 3 mm x 3 mm.
40ºC to +85°C Ambient Operating Temperature.

ON Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	NB7V33M
Manufacturer	ON Semiconductor
File Size	161.21 KB
Description	1.8V / 2.5V 10GHz Div By 4 Clock Divider
Datasheet	NB7V33M Datasheet
Additional preview pages of the NB7V33M datasheet.

📁 Similar Datasheet

NB7200GM - 2-cell Li-ion Battery Protection (Nisshinbo)
NB7232 - Fully compatible with earlier (ETC)

Other Datasheets by ON Semiconductor

NB7V32M - Clock Divider
NB7V52M - 1.8V / 2.5V Differential D Flip-Flop
NB7V585M - Differential1-to-6 CML clock/data distribution
NB7V586M - 1.8V Differential 2:1 Mux Input to 1.2V/1.8V 1:6 CML Clock/Data Fanout Buffer / Translator
NB7V58M - 1.8 V / 2.5 V / 3.3 V Differential 2:1 Clock / Data Multiplexer / Translator
NB7V72M - Differential 2 x 2 Crosspoint Switch
NB7VPQ16M - 1.8V/2.5V CML 12.5 Gbps Programmable Pre-Emphasis Copper/Cable Driver
NB7VPQ701M - 1.8V USB 3.1 Single Channel Re-driver

Full PDF Text Transcription

Click to expand full text

NB7V33M 1.8V / 2.5V, 10GHz ÷4 Clock Divider with CML Outputs Multi−Level Inputs w/ Internal Termination Description The NB7V33M is a differential B4 Clock divider with asynchronous reset. The differential Clock inputs incorporate internal 50 W termination resistors and will accept LVPECL, CML and LVDS logic levels. The NB7V33M produces a ÷4 output copy of an input Clock operating up to 10 GHz with minimal jitter. The Reset pin is asserted on the rising edge. Upon powerup, the internal flip*flops will attain a random state; the Reset allows for the synchronization of multiple NB7V33M’s in a system. The 16 mA differential CML output provides matching internal 50 W termination which guarantees 400 mV output swing when externally receiver terminated with 50 W to VCC.

Published: Feb 11, 2010 |