Datasheet4U Logo Datasheet4U.com

PCA9654EA - 8-bit I/O Expander

Download the PCA9654EA datasheet PDF. This datasheet also covers the PCA9654E variant, as both devices belong to the same 8-bit i/o expander family and are provided as variant models within a single manufacturer datasheet.

General Description

Symbol AD0 AD1 AD2 IO0 IO1 IO2 IO3 VSS IO4 IO5 IO6 IO7 INT SCL SDA VDD SOIC16, TSSOP16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Pin QFN16, WQFN16 15 16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 Description Address Input 0 Address Input 1 Address Input 2 I/O 0 I/O 1 I/O 2 I/O 3 Supply Ground I/O 4 I/O 5 I

Key Features

  • VDD Operating Range: 1.65 V to 5.5 V.
  • SDA Sink Capability: 30 mA.
  • 5.5 V Tolerant I/Os.
  • Polarity Inversion Register.
  • Active LOW Interrupt Output.
  • Low Standby Current.
  • Noise Filter on SCL/SDA Inputs.
  • No Glitch on Power.
  • up.
  • Internal Power.
  • on Reset.
  • 64 Programmable Slave Addresses Using 3 Address Pins.
  • 8 I/O Pins which Default to 8 Inputs.
  • I2C SCL Clock Frequencies Supported:.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (PCA9654E-ONSemiconductor.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number PCA9654EA
Manufacturer onsemi
File Size 335.56 KB
Description 8-bit I/O Expander
Datasheet download datasheet PCA9654EA Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PCA9654E, PCA9654EA 8-bit I/O Expander for I2C Bus and SMBus with Interrupt The PCA9654E/PCA9654EA provides 8 bits of General Purpose parallel Input/Output (GPIO) expansion for I2C−bus/SMBus applications. The PCA9654E/PCA9654EA consists of 8−bit Configuration (Input or Output selection), Input, Output and Polarity Inversion (active HIGH or active LOW operation) registers. The system master may set the I/Os as either inputs or outputs by writing to the I/O configuration bits. The data for each Input or Output is kept in the corresponding Input or Output register. The polarity of the read register can be inverted with the Polarity Inversion register. All registers can be read by the system master.