Datasheet Summary
PCS3P622Z05B, PCS3P622Z05C, PCS3P622Z09B, PCS3P622Z09C
Product Preview
Low Frequency
TIMING SAFEt Peak EMI
Reduction IC
Description PCS3P622Z05/09 is a versatile, 3.3 V Zero- delay buffer designed to distribute low frequency Timing- Safe clocks with Peak EMI reduction. PCS3P622Z05 is an eight- pin version, accepts one reference input and drives out five low- skew Timing- Safe clocks. PCS3P622Z09 accepts one reference input and drives out nine low- skew Timing- Safe clocks.
PCS3P622Z05/09 has a DLY_CTRL for adjusting the Input- Output clock delay, depending upon the value of capacitor connected at this pin to GND.
PCS3P622Z05/09 operates from a 3.3 V supply and is available in two different...