Datasheet4U Logo Datasheet4U.com

P4C1299 - STATIC CMOS RAM

Datasheet Summary

Description

The P4C1299 and P4C1299L are a 262,144-bit ultra highspeed static RAM organized as 64K x 4.The CMOS memory requires no clock or refreshing and has equal access and cycle times.

Inputs and outputs are fully TTL-compatible.

The RAM operates from a single 5V±10% tolerance power supply.

Features

  • Full CMOS, 6T Cell High Speed (Equal Access and Cycle Times).
  • 15/20/25/35 ns (Commercial/Industrial).
  • 15/20/25/35/45 ns (Military) Low Power Operation Single 5V±10% Power Supply Output Enable (OE) & Chip Enable (CE1 and CE2) Control Functions P4C1299/P4C1299L ULTRA HIGH SPEED 64K x 4 STATIC CMOS RAM Data Retention with 2.0V Supply (P4C1299L) Three-State Outputs TTL/CMOS Compatible Outputs Fully TTL Compatible Inputs Standard Pinout (JEDEC Approved).

📥 Download Datasheet

Datasheet preview – P4C1299

Datasheet Details

Part number P4C1299
Manufacturer PYRAMID
File Size 718.82 KB
Description STATIC CMOS RAM
Datasheet download datasheet P4C1299 Datasheet
Additional preview pages of the P4C1299 datasheet.
Other Datasheets by PYRAMID

Full PDF Text Transcription

Click to expand full text
FEATURES Full CMOS, 6T Cell High Speed (Equal Access and Cycle Times) – 15/20/25/35 ns (Commercial/Industrial) – 15/20/25/35/45 ns (Military) Low Power Operation Single 5V±10% Power Supply Output Enable (OE) & Chip Enable (CE1 and CE2) Control Functions P4C1299/P4C1299L ULTRA HIGH SPEED 64K x 4 STATIC CMOS RAM Data Retention with 2.0V Supply (P4C1299L) Three-State Outputs TTL/CMOS Compatible Outputs Fully TTL Compatible Inputs Standard Pinout (JEDEC Approved) – 28-Pin 300 mil DIP, SOJ – 28-Pin 350x550 mil LCC DESCRIPTION The P4C1299 and P4C1299L are a 262,144-bit ultra highspeed static RAM organized as 64K x 4.The CMOS memory requires no clock or refreshing and has equal access and cycle times. Inputs and outputs are fully TTL-compatible.
Published: |