Paradigm PDM41024
The PDM41024 is a high-performance CMOS static RAM organized as 131,072 x 8 bits. The PDM41024 operates from a single +5V power supply and all the inputs and outputs are fully TTLcompatible. The PDM41024 comes in two versions: the standard power version (SA) and the low power version (LA).| Part No. | PDM41024 |
|---|---|
| Datasheet | PDM41024 Download |
| Manufacturer | Paradigm |
| Description | 1 Megabit Static RAM 128K x 8-Bit |
| Buy | Stock & Price |
FEATURES
n 1 2 3 4 5 6 7DESCRIPTION
Writing is accomplished when the write enable (WE) and the chip enable (CE1) inputs are both LOW and CE2 is HIGH. Reading is accomplished when WE and CE2 remain HIGH and CE1 and OE are both LOW. The two versions are functionally the same and differ only in their power consumption. The PDM41024 is available in a 32-pin plastic TSOP (I), and a 300-mil and 400-mil plastic SOJ. High-speed access times Com’l: 10, 12 and 15 ns Ind’l: 12 and 15 ns Low power operation (typical) - PDM41024SA Active: 450 mW Standby: 50 mW - PDM41024LA Active: 400 mW Standby: 25mW Single +5V (±10%) power supply TTL-compatible inputs and outputs Packages Plastic SOJ (300 mil) - TSO Plastic SOJ (400 mil) - SO Plastic TSOP (I)- T n n n n Functional Block Diagram A0●
●
●
●
● A16 Decoder Addresses
●
●
●
●
●
● Memory Matrix 8 9 10 I/O 0
●
● I/O 7
●
●
●
●
● Input Data Control Column I/O
●
● 11 12 1 CE1 CE2 WE OE
● Control Rev. 3.3 - 4/09/98 PDM41024 Pin Configuration TSOP (I) A11 A9...
