Datasheet4U Logo Datasheet4U.com

PLL520-39 - (PLL520-3x) PECL and LVDS Low Phase Noise VCXO

Download the PLL520-39 datasheet PDF. This datasheet also covers the PLL520-38 variant, as both devices belong to the same (pll520-3x) pecl and lvds low phase noise vcxo family and are provided as variant models within a single manufacturer datasheet.

Description

The PLL520-38/-39 is a family of VCXO IC’s specifically designed to pull high frequency fundamental crystals from 65MHz to 130MHz, with selectable PECL or LVDS outputs..

They achieve very low current into the crystal resulting in better overall stability.

Features

  • 65MHz to 130MHz Fundamental Mode Crystal. Output range: 65MHz.
  • 130MHz (no PLL). Low Injection Power for crystal 50uW. PECL (PLL520-38) or LVDS output (PLL520-39). Integrated variable capacitors. Supports 2.5V or 3.3V-Power Supply. Available in 16-Pin (TSSOP or 3x3 QFN). PLL 520-3x.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (PLL520-38_PhaseLinkCorporation.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number PLL520-39
Manufacturer PhaseLink Corporation
File Size 282.12 KB
Description (PLL520-3x) PECL and LVDS Low Phase Noise VCXO
Datasheet download datasheet PLL520-39 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PLL52C59-14A System Clock Generator PhaseLink
PLL52C59-14T System Clock Generator PhaseLink
PLL52C61-01HA Pentium/SDRAM Clock Generator PhaseLink
PLL52C61-21HA Pentium/SDRAM Clock Generator PhaseLink
PLL52C61-23 Pentium/SDRAM Clock Generator PhaseLink

Other Datasheets by PhaseLink Corporation

Part Number Description
PLL520-30 PECL and LVDS Low Phase Noise VCXO
PLL520-38 (PLL520-3x) PECL and LVDS Low Phase Noise VCXO
PLL520-00 Low Phase Noise VCXO
PLL520-05 (PLL520-0x) Low Phase Noise VCXO
PLL520-06 (PLL520-0x) Low Phase Noise VCXO

Full PDF Text Transcription

Click to expand full text
PLL520-38/-39 www.DataSheet4U.com PECL and LVDS Low Phase Noise VCXO (for 65-130MHz Fund Xtal) PIN CONFIGURATION VDD XIN XOUT N/C N/C OE 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 N/C N/C GND CLKC VDD CLKT N/C N/C FEATURES • • • • • • • 65MHz to 130MHz Fundamental Mode Crystal. Output range: 65MHz – 130MHz (no PLL). Low Injection Power for crystal 50uW. PECL (PLL520-38) or LVDS output (PLL520-39). Integrated variable capacitors. Supports 2.5V or 3.3V-Power Supply. Available in 16-Pin (TSSOP or 3x3 QFN). PLL 520-3x DESCRIPTION The PLL520-38/-39 is a family of VCXO IC’s specifically designed to pull high frequency fundamental crystals from 65MHz to 130MHz, with selectable PECL or LVDS outputs.. They achieve very low current into the crystal resulting in better overall stability.
Published: |