Download 74F711A Datasheet PDF
74F711A page 2
Page 2
74F711A page 3
Page 3

74F711A Description

The 74F711A/74F711-1 consist of five 2-to-1 multiplexers designed for address multiplexing of dynamic RAMs and other multiplexing applications. The 74F711A has a mon select (S) input, an Output Enable (OE) input and an Output Inverting (INV) input to control the 3-State outputs. The outputs source 15mA and sink 64mA.

74F711A Key Features

  • Consists of five 2-to-1 Multiplexers
  • High impedance PNP base inputs for reduced loading

74F711A Applications

  • Consists of five 2-to-1 Multiplexers
  • High impedance PNP base inputs for reduced loading