Datasheet4U Logo Datasheet4U.com

74HCT73 - Dual JK flip-flop

General Description

The 74HC73 is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL).

The 74HC73 is specified in compliance with JEDEC standard no.

7A.

Key Features

  • s Low-power dissipation s Complies with JEDEC standard no. 7A s ESD protection: x HBM EIA/JESD22-A114-B exceeds 2000 V x MM EIA/JESD22-A115-A exceeds 200 V. s Multiple package options s Specified from.
  • 40 °C to +80 °C and from.
  • 40 °C to +125 °C. Philips Semiconductors 74HC73 Dual JK flip-flop with reset; negative-edge trigger 3. Quick reference data Table 1: Quick reference data GND = 0 V; Tamb = 25 °C; tr = tf = 6 ns. Symbol tPHL, tPLH Parameter propagation delay nCP to nQ nCP t.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HCT7046A Phase-locked-loop NXP
74HCT74 Dual D-type flip-flop nexperia
74HCT74 Dual D-Type Positive-Edge-Triggered Flip-Flips Texas Instruments
74HCT74 Dual D-Type Flip-Flop STMicroelectronics
74HCT74-Q100 Dual D-type flip-flop nexperia

Other Datasheets by Philips Semiconductors (now NXP Semiconductors)

Part Number Description
74HCT7030 9-bit x 64-word FIFO register
74HCT7046A Phase-locked-loop
74HCT7080 16-bit even/odd parity generator/checker
74HCT7245 Octal bus Schmitt-trigger transceiver
74HCT7273 Octal D-type flip-flop

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74HC73 Dual JK flip-flop with reset; negative-edge trigger Rev. 03 — 12 November 2004 Product data sheet 1. General description The 74HC73 is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The 74HC73 is specified in compliance with JEDEC standard no. 7A. The 74HC is a dual negative-edge triggered JK flip-flop featuring individual J, K, clock (nCP) and reset (nR) inputs; also complementary nQ and nQ outputs. The J and K inputs must be stable one set-up time prior to the HIGH-to-LOW clock transition for predictable operation. The reset (nR) is an asynchronous active LOW input. When LOW, it overrides the clock and data inputs, forcing the nQ output LOW and the nQ output HIGH.