Datasheet4U Logo Datasheet4U.com

ISP1040C - Intelligent SCSI Processor

General Description

The ISP1040C is a single-chip, highly integrated, bus master, SCSI I/O processor for use in SCSI initiator-type applications.

The device interfaces the PCI bus to a wide, Ultra SCSI bus and contains an onboard RISC processor.

Key Features

  • s s s s s s s s s s s s s PCI Local Bus Specification revision 2.1 compliant Compliance with ANSI SCSI standard X3.131-1994 Compliance with ANSI X3T10/855D SCSI-3 parallel interface (SPI) standard Compliance with ANSI X3T10/1071D Fast-20 standard Compliance with PCI Bus Power Management Interface Specification Revision 1.0 (PC97) Onboard RISC processor to execute operations at the I/O control block level from the host memory Supports fast, wide, and Ultra (Fast-20) SCSI data transfer rates SCSI i.

📥 Download Datasheet

Datasheet Details

Part number ISP1040C
Manufacturer QLogic Corporation
File Size 38.65 KB
Description Intelligent SCSI Processor
Datasheet download datasheet ISP1040C Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ISP1040B SCSI I/O Processor Qlogic
ISP1048E High-Density Programmable Logic Lattice Semiconductor
ISP1016E High-Density Programmable Logic Lattice Semiconductor
ISP1032E High-Density Programmable Logic Lattice Semiconductor
ISP1032E High-Density Programmable Logic Lattice Semiconductor

Other Datasheets by QLogic Corporation

Part Number Description
ISP1040B Intelligent SCSI Processor

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
QLogic Corporation ISP1040C Intelligent SCSI Processor Data Sheet Features s s s s s s s s s s s s s PCI Local Bus Specification revision 2.1 compliant Compliance with ANSI SCSI standard X3.131-1994 Compliance with ANSI X3T10/855D SCSI-3 parallel interface (SPI) standard Compliance with ANSI X3T10/1071D Fast-20 standard Compliance with PCI Bus Power Management Interface Specification Revision 1.