Datasheet4U Logo Datasheet4U.com

HD74AC273 - Octal D-Type Flip-Flop

Datasheet Summary

Description

The HD74AC273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs.

The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered.

Features

  • Ideal Buffer for MOS Microprocessor or Memory.
  • Eight Edge-Triggered D Flip-Flops.
  • Buffered Common Clock.
  • Buffered, Asynchronous Master Reset.
  • See HD74AC373 for Transparent Latch Version.
  • See HD74AC374 for 3-State.

📥 Download Datasheet

Datasheet preview – HD74AC273

Datasheet Details

Part number HD74AC273
Manufacturer Renesas
File Size 238.51 KB
Description Octal D-Type Flip-Flop
Datasheet download datasheet HD74AC273 Datasheet
Additional preview pages of the HD74AC273 datasheet.

📁 Similar Datasheet

  • HD74AC273 - Octal D Flip-Flop (Hitachi Semiconductor)
  • HD74AC240 - Octal Buffer/Line Driver with 3-State Output (Hitachi Semiconductor)
  • HD74AC241 - Octal Buffer/Line Driver with 3-State Output (Hitachi Semiconductor)
  • HD74AC244 - Octal Buffer/Line Driver with 3-State Output (Hitachi Semiconductor)
  • HD74AC245 - Octal Bidirectional Transceiver with 3-State Input/Output (Hitachi Semiconductor)
  • HD74AC259 - 8-bit Addressable Latch (Hitachi Semiconductor)
  • HD74AC280 - 9-bit Parity Generator/Checker (Hitachi Semiconductor)
  • HD74AC283 - 4-bit Binary Full Adder with Fast Carry (Hitachi Semiconductor)
  • HD74AC298 - Quad 2-Input Multiplexer with Storage (Hitachi Semiconductor)
  • HD74AC00 - Quad 2-Input NAND Gate (Hitachi Semiconductor)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
HD74AC273 Octal D-Type Flip-Flop REJ03D0265–0200Z (Previous ADE-205-386 (Z)) Rev.2.00 Jul.16.2004 Description The HD74AC273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition, is transferred to the corresponding flip-flops’s Q output All outputs will be forced Low independently of Clock or Data inputs by a Low voltage level on the MR input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.
Published: |