HD74HC259 Datasheet | Renesas

8-bit Addressable Latch REJ03D0603- 0200 (Previous ADE-205-480) Rev.2.00 Jan 31, 2006 Description The HD74HC259 has a single data input (D), 8 latch outputs (Q0-Q7), 3 address inputs (A, B, and C), a mon enable input (E), and a mon clear input. To operate this device as an addressable latch, data is held on the D input, and the address of the latch into which the data is to be entered is held on the A, B and C inputs. When enable is taken low the data flows through to the addressed output. The data is stored when enable transitions from low to high. All unaddressed latches will remain unaffected. With enable in the high state the device is deselected, and all latches remain in their previous state, unaffected by changes on the data or address inputs. To eliminate the possibility of entering erroneous data into the latches, the enable should be held high (inactive) while the address lines are changing. If enable is held high and clear is taken low all eight latches...