HD74HC4017 - Decade Counter / Divider

Renesas

General Description

The HD74HC4017 is a 5-stage divide-by-10 Johnson counter with ten decoded outputs and a carry-out bit.

High-speed operation and spike-free outputs are obtained by use of the Johnson decade counter configuration.

Key Features

High Speed Operation.
High Output Current: Fanout of 10 LSTTL Loads.
Wide Operating Voltage: VCC = 2 to 6 V.
Low Inpu.

📥 Download Datasheet

HD74HC4017 decade counter / divider by Renesas - Datasheet Preview

Datasheet Details

Part number	HD74HC4017
Manufacturer	Renesas
File Size	285.65 KB
Description	Decade Counter / Divider
Datasheet	HD74HC4017 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
HD74HC4017	Decade Counter/Divider	Hitachi Semiconductor
HD74HC4020	14-stage Binary Counter	Hitachi Semiconductor
HD74HC4022	Octal Counters/Dividers	Hitachi Semiconductor
HD74HC4024	7-stage Binary Counter	Hitachi Semiconductor
HD74HC4040	12-stage Binary Counter	Hitachi Semiconductor

Other Datasheets by Renesas

Part Number	Description
HD74HC4020	14-stage Binary Counter
HD74HC4022	Octal Counters/Dividers
HD74HC4024	7-stage Binary Counter
HD74HC4040	12-stage Binary Counter
HD74HC4051	8-Channel Analog Multiplexer Demultiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

HD74HC4017 Decade Counter / Divider REJ03D0644-0200 (Previous ADE-205-530) Rev.2.00 Mar 30, 2006 Description The HD74HC4017 is a 5-stage divide-by-10 Johnson counter with ten decoded outputs and a carry-out bit. High-speed operation and spike-free outputs are obtained by use of the Johnson decade counter configuration. The ten decoded outputs are normally low and go high only at their respective decimal time periods. A high signal on Reset R asynchronously clears the decade counter and sets the carry output and Y0 high. With CE low, the count is advanced on a low-to-high transition at C input. Alternatively, if C is high, the count is advanced on a high-to-low transition at CE. Each decoded output remains high for one full clock cycle.