Datasheet4U Logo Datasheet4U.com

IDT2309A - 3.3V ZERO DELAY CLOCK BUFFER

General Description

The IDT2309A is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications.

The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz.

Key Features

  • Phase-Lock Loop Clock Distribution.
  • 10MHz to 133MHz operating frequency.
  • Distributes one clock input to one bank of five and one bank of four outputs.
  • Separate output enable for each output bank.
  • Output Skew < 250ps.
  • Low jitter.

📥 Download Datasheet

Datasheet Details

Part number IDT2309A
Manufacturer Renesas
File Size 199.03 KB
Description 3.3V ZERO DELAY CLOCK BUFFER
Datasheet download datasheet IDT2309A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IDT2309A 3.3V ZERO DELAY CLOCK BUFFER Integrated Device
IDT2309 3.3V ZERO DELAY CLOCK BUFFER Integrated Device
IDT2309NZ NINE OUTPUT 3.3V CLOCK BUFFER Integrated Device Technology
IDT2305 3.3V ZERO DELAY CLOCK BUFFER IDT
IDT2305A 3.3V ZERO DELAY CLOCK BUFFER IDT

Other Datasheets by Renesas

Part Number Description
IDT2309 3.3V ZERO DELAY CLOCK BUFFER
IDT2309NZ CLOCK BUFFER
IDT2305 3.3V ZERO DELAY CLOCK BUFFER
IDT2305A 3.3V ZERO DELAY CLOCK BUFFER
IDT2305B 3.3V ZERO DELAY CLOCK BUFFER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
IDT2309A 3.3V ZERO DELAY CLOCK BUFFER COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES 3.3V ZERO DELAY CLOCK BUFFER IDT2309A FEATURES: • Phase-Lock Loop Clock Distribution • 10MHz to 133MHz operating frequency • Distributes one clock input to one bank of five and one bank of four outputs • Separate output enable for each output bank • Output Skew < 250ps • Low jitter <200 ps cycle-to-cycle • IDT2309A-1 for Standard Drive • IDT2309A-1H for High Drive • No external RC network required • Operates at 3.3V VDD • Available in SOIC and TSSOP packages DESCRIPTION: The IDT2309A is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications.