ISL6559 Overview
Interleaving the channel timing results in increased ripple frequency which reduces input and output ripple currents. The reduction in ripple results in lower ponent cost, reduced dissipation, and a smaller implementation area. The ISL6559 uses cost and space-saving rDS(ON) sensing for channel current balance, active voltage positioning, and over-current protection.