Datasheet4U Logo Datasheet4U.com

M6MGB33BS8AWG-P - CMOS SRAM

This page provides the datasheet information for the M6MGB33BS8AWG-P, a member of the M6MGT33BS8AWG-P CMOS SRAM family.

Description

The M6MGB/T33BS8AWG-P is a Stacked Chip Scale Package (S-CSP) that contents 32M-bit Flash memory and 8M-bit SRAM in a 66-pin Stacked CSP with leaded solder ball.

Features

  • Access Time Flash SRAM 70ns (Max. ) 85ns (Max. ) F-VCC =VCC=2.7 ~ 3.0V Ta=-40 ~ 85 °C 66 pin S-CSP Ball pitch 0.80mm Outer-ball:Sn - Pb Supply Voltage Ambient Temperature Package.

📥 Download Datasheet

Datasheet preview – M6MGB33BS8AWG-P

Datasheet Details

Part number M6MGB33BS8AWG-P
Manufacturer Renesas
File Size 160.61 KB
Description CMOS SRAM
Datasheet download datasheet M6MGB33BS8AWG-P Datasheet
Additional preview pages of the M6MGB33BS8AWG-P datasheet.

📁 Similar Datasheet

  • M6MGB160S2BVP - CMOS 3.3V-ONLY FLASH MEMORY & CMOS SRAM Stacked-MCP (Mitsubishi)
  • M6MGB160S4BVP - CMOS 3.3V-ONLY FLASH MEMORY & CMOS SRAM Stacked-MCP (Mitsubishi)
  • M6MGB162S2BVP - CMOS 3.3V-ONLY FLASH MEMORY & CMOS SRAM Stacked-MCP (Mitsubishi)
  • M6MGB162S4BVP - CMOS 3.3V-ONLY FLASH MEMORY & CMOS SRAM Stacked-MCP (Mitsubishi)
  • M6MGB166S2BWG - CMOS 3.3V-ONLY FLASH MEMORY & CMOS SRAM Stacked-CSP (Mitsubishi)
  • M6MGB166S4BWG - CMOS 3.3V-ONLY FLASH MEMORY & CMOS SRAM Stacked-CSP (Mitsubishi)
  • M6MGD137W34DWG - CMOS FLASH MEMORY (Renesas Technology)
  • M6MGD13TW34DWG - CMOS FLASH MEMORY (Renesas Technology)
  • M6MGD13TW66CWG-P - CMOS FLASH MEMORY (Renesas Technology)
  • M6MGT160S2BVP - CMOS 3.3V-ONLY FLASH MEMORY & CMOS SRAM Stacked-MCP (Mitsubishi)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com Preliminary Notice: This is not a final specification. Some parametric limits are subject to change. Renesas LSIs M6MGB/T33BS8AWG-P 33,554,432-BIT (2,097,152-WORD BY 16-BIT) CMOS FLASH MEMORY 8,388,608-BIT (524,288-WORD BY 16-BIT) CMOS SRAM Stacked-CSP (Chip Scale Package) & Description The M6MGB/T33BS8AWG-P is a Stacked Chip Scale Package (S-CSP) that contents 32M-bit Flash memory and 8M-bit SRAM in a 66-pin Stacked CSP with leaded solder ball. 32M-bit Flash memory is a 2,097,152 words, single power supply and high performance non-volatile memory fabricated by CMOS technology for the peripheral circuit and DINOR (Divided bit-line NOR) architecture for the memory cell. All memory blocks are locked and can not be programmed or erased, when F-WP# is Low.
Published: |