Datasheet4U Logo Datasheet4U.com

M6MGT32BS4WG - CMOS SRAM

Description

The M6MGB/T32BS4WG is a Stacked Chip Scale Package (S-CSP) that contents 32M-bit Flash memory and 4M-bit SRAM in a 66-pin Stacked CSP.

Features

  • Access Time Flash SRAM 85ns (Max. ) 85ns (Max. ) F-VCC =VCC=2.7 ~ 3.6V Ta=-40 ~ 85 °C 66 pin S-CSP Ball pitch 0.80mm Supply Voltage Ambient Temperature Package.

📥 Download Datasheet

Datasheet preview – M6MGT32BS4WG

Datasheet Details

Part number M6MGT32BS4WG
Manufacturer Renesas
File Size 93.15 KB
Description CMOS SRAM
Datasheet download datasheet M6MGT32BS4WG Datasheet
Additional preview pages of the M6MGT32BS4WG datasheet.

📁 Similar Datasheet

  • M6MGT160S2BVP - CMOS 3.3V-ONLY FLASH MEMORY & CMOS SRAM Stacked-MCP (Mitsubishi)
  • M6MGT160S4BVP - CMOS 3.3V-ONLY FLASH MEMORY & CMOS SRAM Stacked-MCP (Mitsubishi)
  • M6MGT162S2BVP - CMOS 3.3V-ONLY FLASH MEMORY & CMOS SRAM Stacked-MCP (Mitsubishi)
  • M6MGT162S4BVP - CMOS 3.3V-ONLY FLASH MEMORY & CMOS SRAM Stacked-MCP (Mitsubishi)
  • M6MGT166S2BWG - CMOS 3.3V-ONLY FLASH MEMORY & CMOS SRAM Stacked-CSP (Mitsubishi)
  • M6MGT166S4BWG - CMOS 3.3V-ONLY FLASH MEMORY & CMOS SRAM Stacked-CSP (Mitsubishi)
  • M6MGB160S2BVP - CMOS 3.3V-ONLY FLASH MEMORY & CMOS SRAM Stacked-MCP (Mitsubishi)
  • M6MGB160S4BVP - CMOS 3.3V-ONLY FLASH MEMORY & CMOS SRAM Stacked-MCP (Mitsubishi)
  • M6MGB162S2BVP - CMOS 3.3V-ONLY FLASH MEMORY & CMOS SRAM Stacked-MCP (Mitsubishi)
  • M6MGB162S4BVP - CMOS 3.3V-ONLY FLASH MEMORY & CMOS SRAM Stacked-MCP (Mitsubishi)
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com Renesas LSIs M6MGB/T32BS4WG 33,554,432-BIT (2,097,152-WORD BY 16-BIT) CMOS FLASH MEMORY 4,194,304-BIT (262,144-WORD BY 16-BIT) CMOS SRAM Stacked-CSP (Chip Scale Package) & Description The M6MGB/T32BS4WG is a Stacked Chip Scale Package (S-CSP) that contents 32M-bit Flash memory and 4M-bit SRAM in a 66-pin Stacked CSP. 32M-bit Flash memory is a 2,097,152 words, single power supply and high performance non-volatile memory fabricated by CMOS technology for the peripheral circuit and DINOR (Divided bit-line NOR) architecture for the memory cell. All memory blocks are locked and can not be programmed or erased, when F-WP# is Low. Using Software Lock Release function, program or erase operation can be executed.
Published: |