R5F51118ADLF Datasheet PDF - Renesas 32 MHz 32-bit RX MCUs Specs

R5F51118ADLF - 32 MHz 32-bit RX MCUs

This page provides the datasheet information for the R5F51118ADLF, a member of the R5F51118AGFM 32 MHz 32-bit RX MCUs family.

Datasheet Summary

Description

CPU CPU Maximum operating frequency: 32 MHz 32-bit RX CPU Minimum instruction execution time: One instruction per clock cycle Address space: 4-Gbyte linear Register set General purpose: Sixteen 32-bit registers Control: Eight 32-bit registers Accumulator: One 64-bit

Features

32-bit RX CPU core.
32 MHz maximum operating frequency Capable of 50 DMIPS when operating at 32 MHz.
Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations.
Multiplication and division unit handles 32-bit × 32-bit operations (multiplication instructions take one CPU clock cycle).
Fast interrupt.
CISC Harvard architecture with five-stage pipeline.
Variable-length instruction format, ultra-compact code.
On-chip debuggi.

Datasheet Details

Part number	R5F51118ADLF
Manufacturer	Renesas
File Size	1.00 MB
Description	32 MHz 32-bit RX MCUs
Datasheet	R5F51118ADLF Datasheet
Additional preview pages of the R5F51118ADLF datasheet.

📁 Similar Datasheet

R5F10xxxxxx - Combines Multi-channel 12-Bit A/D Converter (Renesas Technology)

R5F211A1DD - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)

R5F211A1DSP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)

R5F211A1SP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)

R5F211A2DD - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)

R5F211A2DSP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)

R5F211A2NP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)

R5F211A2SP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)

R5F211A3DD - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)

R5F211A3DSP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)

Full PDF Text Transcription

Click to expand full text

Datasheet RX111 Group R01DS0190EJ0121 Renesas MCUs Rev.1.21 32 MHz 32-bit RX MCUs, 50 DMIPS, up to 512 Kbytes of flash memory, Dec 09, 2014 USB 2.0 full-speed host/function/OTG, up to 6 comms channels, 12-bit A/D, 8-bit D/A, RTC Features ■ 32-bit RX CPU core  32 MHz maximum operating frequency Capable of 50 DMIPS when operating at 32 MHz  Accumulator handles 64-bit results (for a single instruction) from 32-bit × 32-bit operations  Multiplication and division unit handles 32-bit × 32-bit operations (multiplication instructions take one CPU clock cycle)  Fast interrupt  CISC Harvard architecture with five-stage pipeline  Variable-length instruction format, ultra-compact code  On-chip debugging circuit ■ Low power consumption functions  Operation from a single 1.8 to 3.

Published: Jan 28, 2016 |