R5F52305AGNE - MCU

This page provides the datasheet information for the R5F52305AGNE, a member of the R5F52318ADLA MCU family.

Product Overview

Renesas

Part number	R5F52305AGNE
Manufacturer	Renesas
File Size	3.78 MB
Description	MCU
Datasheet	R5F52305AGNE Datasheet
Additional preview pages of the R5F52305AGNE datasheet.

32-bit RXv2 CPU core.
Max. operating frequency: 54 MHz Capable of 88.56 DMIPS in operation at 54 MHz.
Enhanced DSP: 32-bit multiply-accumulate and 16-bit multiply-subtract instructions supported.
Built-in FPU: 32-bit single-precision floating point (compliant to IEEE754).
Divider (fastest instruction execution takes two CPU clock cycles).
Fast interrupt.
CISC Harvard architecture with 5-stage pipeline.
Variable-length instructi.

R5F10xxxxxx - Combines Multi-channel 12-Bit A/D Converter (Renesas Technology)
R5F211A1DD - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
R5F211A1DSP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
R5F211A1SP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
R5F211A2DD - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
R5F211A2DSP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
R5F211A2NP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
R5F211A2SP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
R5F211A3DD - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)
R5F211A3DSP - 16-BIT SINGLE-CHIP MICROCOMPUTER (Renesas Technology)

Other Datasheets by Renesas

Published: Aug 12, 2020 |