R5F571MLCDFC Overview
Features Datasheet RX71M Group ■ Low-power design and architecture Operation from a single 2.7- to 3.6-V supply Low power consumption: A product that supports all peripheral functions draws only 0.2mA/MHz (Typ.). RTC is capable of operation from a dedicated power supply. Four low-power modes ■ On-chip code flash memory Supports versions with up to 4 Mbytes of ROM No wait states at up to 120 MHz or when the AFU is hit, one wait state at above 120 MHz and when the AFU is missed User code is programmable by on-board or off-board programming. Programming/erasing as background operations (BGOs) ■ On-chip data flash memory 64 Kbytes, reprogrammable up to 100,000 times Programming/erasing as background operations (BGOs) ■ On-chip SRAM 512 Kbytes of SRAM (no wait states except in the 256 Kbytes from 0004 0000h to 0007 FFFFh when ICLK is set to 120 MHz or faster) 32...
R5F571MLCDFC Key Features
- 32-bit RXv2 CPU core
- Max. operating frequency: 240 MHz Capable of 480 DMIPS in operation at 240 MHz
- Single precision 32-bit IEEE-754 floating point
- Two types of multiply-and-accumulation unit (between memories and between registers)
- 32-bit multiplier (fastest instruction execution takes one CPU clock cycle)
- Divider (fastest instruction execution takes two CPU clock cycles)
- Fast interrupt
- CISC Harvard architecture with 5-stage pipeline
- Variable-length instructions: Ultra-pact code
- Supports the memory protection unit (MPU)