R7F102GBC2DFP - MCU

This page provides the datasheet information for the R7F102GBC2DFP, a member of the R7F102G4C3CNP MCU family.

Features

Ultra-low power consumption technology.
VDD = single power supply voltage of 1.6 to 5.5 V.
HALT mode.
STOP mode High-speed wakeup from the STOP mode is possible.
SNOOZE mode RL78 CPU core.
CISC architecture with 3-stage pipeline.
The minimum instruction execution time can be changed from high to ultra-low speed. - High speed: 0.03125 µs at 32-MHz operation with the high-speed on-chip oscillator clock - Ultra-low speed: 30.5 µs at 32.768-kHz.

Renesas

📥 Download Datasheet

Datasheet Details

Part number	R7F102GBC2DFP
Manufacturer	Renesas
File Size	1.66 MB
Description	MCU
Datasheet	R7F102GBC2DFP Datasheet
Additional preview pages of the R7F102GBC2DFP datasheet.

📁 Similar Datasheet

Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text

Datasheet RL78/G22 RENESAS MCU R01DS0424EJ0110 Rev.1.10 Jun 12, 2024 True low-power platform, 37.5-µA/MHz operating current, 200-nA stop current, 32-/64-KB code flash memory and 4-KB RAM, up to 29 capacitive touch sensors, from 16 to 48 pins, 1.6 to 5.5 V 1. Outline 1.1 Features Ultra-low power consumption technology • VDD = single power supply voltage of 1.6 to 5.5 V • HALT mode • STOP mode High-speed wakeup from the STOP mode is possible. • SNOOZE mode RL78 CPU core • CISC architecture with 3-stage pipeline • The minimum instruction execution time can be changed from high to ultra-low speed. - High speed: 0.03125 µs at 32-MHz operation with the high-speed on-chip oscillator clock - Ultra-low speed: 30.5 µs at 32.

Published: Jan 17, 2025 |