Datasheet4U Logo Datasheet4U.com

R7FS128782A01CLM - Microcontroller

Download the R7FS128782A01CLM datasheet PDF (R7FS128783A01CFM included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for microcontroller.

Description

Maximum operating frequency: up to 32 MHz

- Revision: r0p1-00rel0 - Armv6-M architecture profile - Single-cycle integer multiplier.

Arm Memory Protection Unit (Arm MPU) - Armv6 Protected Memory System Architecture - 8 protect regions.

SysTick timer - Driv

Features

  • Features.
  • Arm Cortex-M0+ Core.
  • Arm®v6-M architecture.
  • Maximum operating frequency: 32 MHz.
  • Arm® Memory Protection Unit (Arm MPU) with 8 regions.
  • Debug and Trace: DWT, BPU, CoreSight™ MTB-M0+.
  • CoreSight Debug Port: SW-DP.
  • Memory.
  • Up to 256-KB code flash memory.
  • 4-KB data flash memory (100,000 erase/write cycles).
  • Up to 24-KB SRAM.
  • Memory protection units.
  • 128-bit unique ID.
  • Connectivity.
  • USB 2.0 Full-Speed (USBFS) module - On.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (R7FS128783A01CFM-Renesas.pdf) that lists specifications for multiple related part numbers.
Other Datasheets by Renesas

Full PDF Text Transcription

Click to expand full text
Datasheet S128 Microcontroller Group Datasheet R01DS0309EU0120 Rev.1.20 Oct 31, 2024 Ultra low power 32-MHz Arm® Cortex®-M0+ core, up to 256-KB code flash memory, 24-KB SRAM, Digital Addressable Lighting Interface, Capacitive Touch Sensing Unit, 14-bit A/D Converter, 8-bit D/A Converter, security and safety features. Features ■ Arm Cortex-M0+ Core  Arm®v6-M architecture  Maximum operating frequency: 32 MHz  Arm® Memory Protection Unit (Arm MPU) with 8 regions  Debug and Trace: DWT, BPU, CoreSight™ MTB-M0+  CoreSight Debug Port: SW-DP ■ Memory  Up to 256-KB code flash memory  4-KB data flash memory (100,000 erase/write cycles)  Up to 24-KB SRAM  Memory protection units  128-bit unique ID ■ Connectivity  USB 2.
Published: |