V103 - TRIPLE 10-BIT LVDS TRANSMITTER

Product Overview

Renesas

Datasheet Details

Part number	V103
Manufacturer	Renesas
File Size	362.51 KB
Description	TRIPLE 10-BIT LVDS TRANSMITTER
Datasheet	V103 Datasheet
Additional preview pages of the V103 datasheet.

Product details

Description

The V103 LVDS display interface transmitter is primarily designed to support pixel data transmission between a video processing engine and a digital video display.

Features

Pin compatible with THine THC63LVD103.
Wide pixel clock range: 8 - 135 MHz.
Supports a wide range of video and graphics modes including VGA, SVGA, XGA, SXGA, SXGA+, NTSC, PAL, SDTV, and HDTV up to 1080I or 720P.
Internal PLL requires no external loop filter.
Selectable rising or falling clock edge for data alignment.
Compatible with Spread Spectrum clock source.
Reduced LVDS output voltage swing mode (selectable) to minimize EMI.

📁 Similar Datasheet

V103 - TRIPLE 10-BIT LVDS TRANSMITTER (Integrated Device Technology)
V103A - TRIPLE 10-BIT LVDS TRANSMITTER (Integrated Device Technology)
V10-A500X - Surge Arrester 2-Electrode-Arrester (EPCOS)
V10-H08X - Surge Arrester 2-Electrode-Arrester (EPCOS)
V10-H14X - Surge Arrester 2-Electrode-Arrester (EPCOS)
V10-H22X - Surge Arrester 2-Electrode-Arrester (EPCOS)
V10-H30X - Surge Arrester 2-Electrode-Arrester (EPCOS)
V1000LA160B - UL Recognized Radial Lead Metal-Oxide Varistors (Harris)

Other Datasheets by Renesas

V103A - TRIPLE 10-BIT LVDS TRANSMITTER

Published: Jul 9, 2024 |