Datasheet Details
| Part number | uPD46184185B |
|---|---|
| Manufacturer | Renesas |
| File Size | 546.72 KB |
| Description | 18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION |
| Datasheet | uPD46184185B uPD46184095B Datasheet (PDF) |
|
|
Overview: μPD46184095B μPD46184185B Datasheet 18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST.
This datasheet includes multiple variants, all published together in a single manufacturer document.
| Part number | uPD46184185B |
|---|---|
| Manufacturer | Renesas |
| File Size | 546.72 KB |
| Description | 18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION |
| Datasheet | uPD46184185B uPD46184095B Datasheet (PDF) |
|
|
|
R10DS0115EJ0200 Rev.2.00 Nov 09, 2012 The μPD46184095B is a 2,097,152-word by 9-bit and the μPD46184185B is a 1,048,576-word by 18-bit synchronous double data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell.
The μPD46184095B and μPD46184185B integrate unique synchronous peripheral circuitry and a burst counter.
All input registers controlled by an input clock pair (K and K#) are latched on the positive edge of K and K#.
| Part Number | Description |
|---|---|
| uPD46184182B | 18M-BIT DDR II SRAM 2-WORD BURST OPERATION |
| uPD46184184B | 18M-BIT DDR II SRAM 4-WORD BURST OPERATION |
| uPD46184095B | 18M-BIT DDR II SRAM SEPARATE I/O 2-WORD BURST OPERATION |
| uPD46184362B | 18M-BIT DDR II SRAM 2-WORD BURST OPERATION |
| uPD46185084B | 18M-BIT QDR II SRAM 4-WORD BURST OPERATION |
| uPD46185092B | 18M-BIT QDR II SRAM 2-WORD BURST OPERATION |
| uPD46185094B | 18M-BIT QDR II SRAM 4-WORD BURST OPERATION |
| uPD46185182B | 18M-BIT QDR II SRAM 2-WORD BURST OPERATION |
| uPD46185184B | 18M-BIT QDR II SRAM 4-WORD BURST OPERATION |
| uPD46185362B | 18M-BIT QDR II SRAM 2-WORD BURST OPERATION |