Datasheet4U Logo Datasheet4U.com

SGM822 - 3-Rail Power Sequencer

General Description

The SGM822 is an integrated, 3-rail power sequencer.

It controls the power-up and power-down sequence of three power supplies by pulling their enable or shutdown pins high or low.

Staggered start sequence can avoid the impact of latch conditions or large inrush current on system reliability.

Key Features

  • Up to 3-Rail Power Sequence Control.
  • Low Quiescent Current: 36μA (TYP).
  • Input Voltage Range: 2.7V to 5.5V.
  • Pin-Selected Flag Output Logic.
  • Capacitor-Programmable Power-Up/Power-Down Sequencing Delay.
  • Available in Green MSOP-8 and UTDFN-1.5×1.5-8L Packages.

📥 Download Datasheet

Datasheet Details

Part number SGM822
Manufacturer SG Micro
File Size 820.64 KB
Description 3-Rail Power Sequencer
Datasheet download datasheet SGM822 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SGM820PB8B3TFM 750V IGBT Silan Microelectronics
SGM800 SOT uP Reset Shengbang Microelectronics
SGM8000C MLC eMMC SiliconGo
SGM802 low-power micro-processor supervisor Shengbang Microelectronics
SGM803 Microprocessor Supervisory Shengbang Microelectronics

Other Datasheets by SG Micro

Part Number Description
SGM820 Precision Voltage Supervisor
SGM8212-1 High Voltage Operational Amplifier
SGM8212-2 High Voltage Operational Amplifier
SGM823 5-Pin Microprocessor Supervisory
SGM8240-1 Rail-to-Rail I/O Operational Amplifiers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SGM822 3-Rail Power Sequencer with Programmable Timing GENERAL DESCRIPTION The SGM822 is an integrated, 3-rail power sequencer. It controls the power-up and power-down sequence of three power supplies by pulling their enable or shutdown pins high or low. Staggered start sequence can avoid the impact of latch conditions or large inrush current on system reliability. This simple sequencer has three open-drain output flags. When the enable (EN) pin is pulled high, the flags are successively released from FLAG1 to FLAG3 after individual programmable delay time. Then the connected power supplies power up. When the EN pin is pulled low, the flags output low with a reverse sequence from FLAG3 to FLAG1 after individual programmable delay time.