Datasheet4U Logo Datasheet4U.com

SGM864S - 4-Channel Adjustable Power Supply Sequencer

General Description

The SGM864S is an integrated, 4-rail power sequencer.

It controls the power-up and power-down sequence of four power supplies by pulling their enable or shutdown pins high or low.

Staggered start sequence can avoid the impact of latch conditions or large inrush current on system reliability.

Key Features

  • Sequence Four Voltage Rails.
  • Input Voltage Range: 2V to 5.5V.
  • Shunt Voltage Reference: 5V (±2.6% Accuracy).
  • EN and ENx Threshold Voltage: 1.23V (TYP).
  • Hysteresis: ≥ 0.2V.
  • Low Quiescent Current: 55μA (TYP).
  • Capacitor-Adjustable Delay Time.
  • External Power Supply by VCC when Shunt Voltage Reference is Enabled: 15mA (MAX).
  • Sequence Controlled by ENx and CDLYx Pins.
  • Power Good Function.
  • Open-Drain OUTx Outputs.
  • Available in a Green TQFN-3.5.

📥 Download Datasheet

Datasheet Details

Part number SGM864S
Manufacturer SG Micro
File Size 698.52 KB
Description 4-Channel Adjustable Power Supply Sequencer
Datasheet download datasheet SGM864S Datasheet

Full PDF Text Transcription for SGM864S (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for SGM864S. For precise diagrams, and layout, please refer to the original PDF.

SGM864S 4-Channel Adjustable Power Supply Sequencer GENERAL DESCRIPTION The SGM864S is an integrated, 4-rail power sequencer. It controls the power-up and power-down sequ...

View more extracted text
, 4-rail power sequencer. It controls the power-up and power-down sequence of four power supplies by pulling their enable or shutdown pins high or low. Staggered start sequence can avoid the impact of latch conditions or large inrush current on system reliability. The device has five open-drain outputs that are controled by five enable pins. When the EN pin is pulled high and the ENx pin is high, each of the four outputs (OUT1 to OUT4) is released after a fixed delay time, which can be adjusted by the NP0 capacitor outside the CDLYx pin. When EN remains high and any ENx is pulled low, the OUTx will be shut down correspondi