Datasheet4U Logo Datasheet4U.com

S71NS032J Datasheet Stacked Multi-Chip Product (MCP)

Manufacturer: Spansion (now Infineon)

Overview: www.DataSheet4U.com S71NS-J Stacked Multi-Chip Product (MCP) 110 nm CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Multiplexed Flash Memory with pSRAM S71NS-J Cover Sheet Data Sheet (Advance Information) Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. Each product described herein may be designated as Advance Information, Preliminary, or Full Production. See Notice On Data Sheet Designations for definitions. Publication Number S71NS-J_00 Revision 03 Issue Date October 10, 2006 D a t a S h e e t ( A d va n c e I n fo r m a t i o n ) Notice On Data Sheet Designations Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design.

Download the S71NS032J datasheet PDF. This datasheet also includes the S71NS-J variant, as both parts are published together in a single manufacturer document.

General Description

s of Spansion data sheet designations are presented here to highlight their presence and definitions.

Advance Information The Advance Information designation indicates that Spansion Inc.

is developing one or more specific products, but has not committed any design to production.

Key Features

  • Single 1.8 volt read, program and erase (1.7 to 1.95 V).
  • Multiplexed Data and Address for reduced I/O count.
  • A15.
  • A0 multiplexed as DQ15.
  • DQ0.
  • Addresses are latched by AVD# control input when CE# low.
  • Simultaneous Read/Write operation.
  • Data can be continuously read from one bank while executing erase/program functions in other bank.
  • Zero latency between read and write operations.
  • Package.
  • 56-ball Ve.