Datasheet4U Logo Datasheet4U.com

M74HC137 - 3 TO 8 LINE DECODER/LATCH INVERTING

General Description

The M54/74HC137 is a high speed CMOS 3 TO 8LINE DECODER/LATCH (INVERTING) fabricated in silicon gate C2MOS technology.

It has the same high speed performance of LSTTL combined with true CMOS low power consumption.

This device is a 3 to 8line decoder withlatches on thethree address inputs.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
M74HC109 DUAL J-K FLIP FLOP STMicroelectronics
M74HC123 DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR STMicroelectronics
M74HC125 QUAD BUS BUFFER STMicroelectronics
M74HC125 3-STATE Quad Buffers Fairchild Semiconductor
M74HC126 Quad bus buffer STMicroelectronics

Other Datasheets by STMicroelectronics

Part Number Description
M74HC131 3 TO 8 LINE DECODER/LATCH
M74HC132 QUAD 2-INPUT SCHMITT NAND GATE
M74HC133 13 INPUT NAND GATE
M74HC138 3 TO 8 LINE DECODER INVERTING
M74HC139 DUAL 2 TO 4 DECODER/DEMULTIPLEXER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
M54HC137 M74HC137 3 TO 8 LINE DECODER/LATCH (INVERTING) . . . . . . . . HIGH SPEED tPD = 11 ns (TYP.) AT VCC = 5 V LOW POWER DISSIPATION ICC = 4 µA (MAX.) AT TA = 25 °C HIGH NOISE IMMUNITY VNIH = VNIL = 28 % VCC (MIN.) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE IOH = IOL = 4 mA (MIN.) BALANCED PROPAGATION DELAYS tPLH = tPHL WIDE OPERATING VOLTAGE RANGE VCC (OPR) = 2 V TO 6 V PIN AND FUNCTION COMPATIBLE WITH 54/74LS137 B1R (Plastic Package) F1R (Ceramic Package) M1R (Micro Package) C1R (Chip Carrier) ORDER CODES : M54HC137F1R M74HC137M1R M74HC137B1R M74HC137C1R DESCRIPTION The M54/74HC137 is a high speed CMOS 3 TO 8LINE DECODER/LATCH (INVERTING) fabricated in silicon gate C2MOS technology.