M74HC20 - DUAL 4-INPUT NAND GATE

Datasheet Summary

Description

The M74HC20 is an high speed CMOS DUAL 4-INPUT NAND GATE fabricated with silicon gate C2MOS technology.

The internal circuit is composed of 3-stage including buffered output, which gives high noise immunity and stable output.

ST Microelectronics

📥 Download Datasheet

Datasheet Details

Part number	M74HC20
Manufacturer	STMicroelectronics
File Size	172.70 KB
Description	DUAL 4-INPUT NAND GATE
Datasheet	M74HC20 Datasheet
Additional preview pages of the M74HC20 datasheet.

📁 Similar Datasheet

M74HC253 - DUAL 4-CHANNEL MULTIPLEXER (STMicroelectronics)
M74HC00 - Quad 2 Input NAND Gate (SGS-Ates)
M74HC00 - Quad 2 Input NAND Gate (Mitsubishi)
M74HC109 - DUAL J-K FLIP FLOP (STMicroelectronics)
M74HC123 - DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR (STMicroelectronics)
M74HC125 - QUAD BUS BUFFER (STMicroelectronics)
M74HC125 - 3-STATE Quad Buffers (Fairchild Semiconductor)
M74HC126 - Quad bus buffer (STMicroelectronics)
M74HC148 - 8 TO 3 LINE PRIORITY ENCODER (STMicroelectronics)
M74HC151 - 8-channel multiplexer (STMicroelectronics)

Other Datasheets by ST Microelectronics

M74HC21 - DUAL 4-INPUT AND GATE
M74HC221 - DUAL MONOSTABLE MULTIVIBRATOR
M74HC237 - 3 TO 8 LINE DECODER LATCH
M74HC238 - 3 TO 8 LINE DECODER
M74HC240 - OCTAL BUS BUFFER
M74HC240HV - OCTAL BUS BUFFER
M74HC241 - OCTAL BUS BUFFER
M74HC241HV - OCTAL BUS BUFFER

Full PDF Text Transcription

Click to expand full text

M74HC20 DUAL 4-INPUT NAND GATE s s s s s s s HIGH SPEED: tPD = 9ns (TYP.) at VCC = 6V LOW POWER DISSIPATION: ICC = 1µA(MAX.) at TA=25°C HIGH NOISE IMMUNITY: VNIH = V NIL = 28 % VCC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 4mA (MIN) at VCC = 4.5V BALANCED PROPAGATION DELAYS: tPLH ≅ tPHL WIDE OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 6V PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 20 DIP SOP TSSOP ORDER CODES PACKAGE DIP SOP TSSOP TUBE M74HC20B1R M74HC20M1R T&R M74HC20RM13TR M74HC20TTR DESCRIPTION The M74HC20 is an high speed CMOS DUAL 4-INPUT NAND GATE fabricated with silicon gate C2MOS technology. The internal circuit is composed of 3-stage including buffered output, which gives high noise immunity and stable output.

Published: May 6, 2005 |