Datasheet4U Logo Datasheet4U.com

M74HC237 - 3 TO 8 LINE DECODER LATCH

Datasheet Summary

Description

- O teC2MOS technology.

) leWhen GL goes from low to high, the address t(s opresent at the select inputs (A, B, C) is stored in sthe latches.

As long as GL remains high no c baddress changes will be recognized.

📥 Download Datasheet

Datasheet preview – M74HC237

Datasheet Details

Part number M74HC237
Manufacturer STMicroelectronics
File Size 274.05 KB
Description 3 TO 8 LINE DECODER LATCH
Datasheet download datasheet M74HC237 Datasheet
Additional preview pages of the M74HC237 datasheet.

📁 Similar Datasheet

  • M74HC253 - DUAL 4-CHANNEL MULTIPLEXER (STMicroelectronics)
  • M74HC00 - Quad 2 Input NAND Gate (SGS-Ates)
  • M74HC00 - Quad 2 Input NAND Gate (Mitsubishi)
  • M74HC109 - DUAL J-K FLIP FLOP (STMicroelectronics)
  • M74HC123 - DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR (STMicroelectronics)
  • M74HC125 - QUAD BUS BUFFER (STMicroelectronics)
  • M74HC125 - 3-STATE Quad Buffers (Fairchild Semiconductor)
  • M74HC126 - Quad bus buffer (STMicroelectronics)
  • M74HC148 - 8 TO 3 LINE PRIORITY ENCODER (STMicroelectronics)
  • M74HC151 - 8-channel multiplexer (STMicroelectronics)
Other Datasheets by ST Microelectronics

Full PDF Text Transcription

Click to expand full text
M74HC237 3 TO 8 LINE DECODER LATCH s HIGH SPEED: tPD = 16ns (TYP.) at VCC = 6V s LOW POWER DISSIPATION: ICC = 4µA(MAX.) at TA=25°C s HIGH NOISE IMMUNITY: )VNIH = VNIL = 28 % VCC (MIN.) t(ss SYMMETRICAL OUTPUT IMPEDANCE: |IOH| = IOL = 4mA (MIN) ucs BALANCED PROPAGATION DELAYS: dtPLH ≅ tPHL ro )s WIDE OPERATING VOLTAGE RANGE: P t(sVCC (OPR) = 2V to 6V s PIN AND FUNCTION COMPATIBLE WITH lete uc74 SERIES 237 so rodDESCRIPTION b PThe M74HC237 is an high speed CMOS 3 TO 8 LINE DECODER fabricated with silicon gate - O teC2MOS technology. ) leWhen GL goes from low to high, the address t(s opresent at the select inputs (A, B, C) is stored in sthe latches. As long as GL remains high no c baddress changes will be recognized.
Published: |