ST5481 Overview
Key Specifications
Key Features
- Control access and interrupt handling provided through the USB interface
- All FIFOS and FIFOS management needed included for USB/ISDN data processing
- Internal PLL to generate the USB 48MHz clock from a 15.36MHz crystal
- Internal regulator for 3.3V generation from USB bus 5V
- 48 pin TQFP package
