Datasheet4U Logo Datasheet4U.com

74HCT74 - Dual D-Type Flip-Flop

Datasheet Summary

Description

leThe M74HCT74 is an high speed CMOS DUAL D oTYPE FLIP FLOP WITH CLEAR fabricated with ssilicon gate C2MOS technology.

bA signal on the D INPUT (nD) is transferred on the OQ OUTPUT during the positive going transition of -the clock pulse.

📥 Download Datasheet

Datasheet preview – 74HCT74

Datasheet Details

Part number 74HCT74
Manufacturer STMicroelectronics
File Size 440.84 KB
Description Dual D-Type Flip-Flop
Datasheet download datasheet 74HCT74 Datasheet
Additional preview pages of the 74HCT74 datasheet.

📁 Similar Datasheet

  • 74HCT74 - Dual D-type flip-flop (nexperia)
  • 74HCT74 - Dual D-Type Positive-Edge-Triggered Flip-Flips (Texas Instruments)
  • 74HCT74-Q100 - Dual D-type flip-flop (nexperia)
  • 74HCT7403 - 4-Bit x 64-word FIFO register (Philips)
  • 74HCT7403 - 4-bit x 64-word FIFO register (NXP)
  • 74HCT7404 - 5-Bit x 64-word FIFO register (Philips)
  • 74HCT74D - Dual D-type flip-flop (nexperia)
  • 74HCT7030 - 9-bit x 64-word FIFO register (Philips)
  • 74HCT7046A - Phase-locked-loop (NXP)
  • 74HCT7046A - Phase-locked-loop (Philips)
Other Datasheets by STMicroelectronics
  • 74HC05 - HEX INVERTER
  • 74HC07 - HEX BUFFER
  • 74HC148 - 8 TO 3 LINE PRIORITY ENCODER
  • 74HC155 - DUAL 2 TO 4 LINE DECODER 3 TO 8 LINE DECODER
  • 74HC157 - QUAD 2 CHANNEL MULTIPLEXER
  • 74HC190 - 4-BIT SYNCHRONOUS UP/DOWN COUNTERS
  • 74HC191 - 4-BIT SYNCHRONOUS UP/DOWN COUNTERS
  • 74HC21 - DUAL 4-INPUT AND GATE

Full PDF Text Transcription

Click to expand full text
M74HCT74 DUAL D TYPE FLIP FLOP WITH PRESET AND CLEAR s HIGH SPEED : fMAX = 48MHz (TYP.) at VCC = 4.5V s LOW POWER DISSIPATION: ICC =2µA(MAX.) at TA=25°C s COMPATIBLE WITH TTL OUTPUTS : )VIH = 2V (MIN.) VIL = 0.8V (MAX) t(ss BALANCED PROPAGATION DELAYS: ctPLH ≅ tPHL us SYMMETRICAL OUTPUT IMPEDANCE: d|IOH| = IOL = 4mA (MIN) ros PIN AND FUNCTION COMPATIBLE WITH P74 SERIES 74 teDESCRIPTION leThe M74HCT74 is an high speed CMOS DUAL D oTYPE FLIP FLOP WITH CLEAR fabricated with ssilicon gate C2MOS technology. bA signal on the D INPUT (nD) is transferred on the OQ OUTPUT during the positive going transition of -the clock pulse. CLEAR (CLR) and PRESET (PR) t(s)are independent of the clock and accomplished by a low on the appropriate input.
Published: |