Datasheet4U Logo Datasheet4U.com

74LX1G08 - LOW VOLTAGE CMOS SINGLE 2-INPUT AND-GATE

Description

b The 74LX1G08 is a low voltage CMOS SINGLE O 2-INPUT AND GATE fabricated with sub-micron - silicon gate and double-layer metal wiring C2MOS t(s) technology.

c power and low noise applications.

📥 Download Datasheet

Datasheet preview – 74LX1G08

Datasheet Details

Part number 74LX1G08
Manufacturer STMicroelectronics
File Size 120.80 KB
Description LOW VOLTAGE CMOS SINGLE 2-INPUT AND-GATE
Datasheet download datasheet 74LX1G08 Datasheet
Additional preview pages of the 74LX1G08 datasheet.

📁 Similar Datasheet

  • 74L74 - Dual Positive Edge Triggered D Flip-Flop (National Semiconductor)
  • 74LCX00 - Low Voltage Quad 2-Input NAND Gate (Fairchild Semiconductor)
  • 74LCX00 - Low voltage CMOS QUAD 2-Input NAND gate (ST Microelectronics)
  • 74LCX02 - Low Voltage Quad 2-Input NOR Gate (Fairchild Semiconductor)
  • 74LCX02 - LOW-VOLTAGE CMOS QUAD 2-INPUT NOR GATE (Motorola)
  • 74LCX02 - LOW-VOLTAGE CMOS QUAD 2-INPUT NOR GATE (ON Semiconductor)
  • 74LCX02 - LOW VOLTAGE QUAD 2-INPUT NOR GATE (Toshiba Semiconductor)
  • 74LCX04 - Low Voltage Hex Inverter (Fairchild Semiconductor)
  • 74LCX06 - Low Voltage Hex Inverter/Buffer (Fairchild Semiconductor)
  • 74LCX07 - Low Voltage Hex Buffer (Fairchild Semiconductor)
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
74LX1G08 LOW VOLTAGE CMOS SINGLE 2-INPUT AND GATE WITH 5V TOLERANT INPUT s 5V TOLERANT INPUTS s HIGH SPEED: tPD = 4.5ns (MAX.) at VCC = 3V s LOW POWER DISSIPATION: ICC = 1µA (MAX.) at TA = 25°C s POWER DOWN PROTECTION ON INPUTS ) AND OUTPUTS t(s s SYMMETRICAL OUTPUT IMPEDANCE: c |IOH| = IOL = 24mA (MIN) at VCC = 3V u s BALANCED PROPAGATION DELAYS: rod tPLH ≅ tPHL s OPERATING VOLTAGE RANGE: P VCC(OPR) = 1.65V to 5.5V te (1.2V Data Retention) le s IMPROVED LATCH-UP IMMUNITY so DESCRIPTION b The 74LX1G08 is a low voltage CMOS SINGLE O 2-INPUT AND GATE fabricated with sub-micron - silicon gate and double-layer metal wiring C2MOS t(s) technology. It is ideal for 1.65 to 5.5 VCC operations and low c power and low noise applications.
Published: |