Datasheet4U Logo Datasheet4U.com

74V1G07 - SINGLE BUFFER OPEN DRAIN

Datasheet Summary

Description

The 74V1G07 is an advanced high-speed CMOS SINGLE BUFFER (OPEN DRAIN) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.

The internal circuit is composed of 2 stages including buffer output, which provide high noise immunity and stable output.

📥 Download Datasheet

Datasheet preview – 74V1G07

Datasheet Details

Part number 74V1G07
Manufacturer STMicroelectronics
File Size 48.39 KB
Description SINGLE BUFFER OPEN DRAIN
Datasheet download datasheet 74V1G07 Datasheet
Additional preview pages of the 74V1G07 datasheet.

📁 Similar Datasheet

  • 74V2G03 - DUAL 2-INPUT OPEN DRAIN NAND GATE (ST Microelectronics)
  • 74V2T00 - DUAL 2-INPUT NAND GATE (ST Microelectronics)
  • 74V2T03 - DUAL 2-INPUT OPEN DRAIN NAND GATE (ST Microelectronics)
  • 74V2T04 - TRIPLE INVERTER (ST Microelectronics)
  • 74V2T07 - TRIPLE BUFFER (ST Microelectronics)
  • 74V2T08 - DUAL 2-INPUT AND GATE (ST Microelectronics)
  • 74V2T241 - DUAL BUS BUFFER (ST Microelectronics)
  • 74VCX00 - Low Voltage Quad 2-Input NAND Gate (Fairchild Semiconductor)
  • 74VCX08 - Low Voltage Quad 2-Input AND Gate (Fairchild Semiconductor)
  • 74VCX132 - Low Voltage Quad 2-Input NAND Gate (Fairchild Semiconductor)
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
® 74V1G07 SINGLE BUFFER (OPEN DRAIN) PRELIMINARY DATA s s s s s s HIGH SPEED: tPD = 6.1 ns (TYP.) at VCC = 5V LOW POWER DISSIPATION: ICC = 1 µA (MAX.) at TA = 25 oC HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) POWER DOWN PROTECTION ON INPUT OPERATING VOLTAGE RANGE: VCC (OPR) = 2V to 5.5V IMPROVED LATCH-UP IMMUNITY S (SOT23-5L) C (SC-70) ORDER CODE: 74V1G07S 74V1G07C Power down protection is provided on input and 0 to 7V can be accepted on input with no regard to the supply voltage. This device can be used to interface 5V to 3V. DESCRIPTION The 74V1G07 is an advanced high-speed CMOS SINGLE BUFFER (OPEN DRAIN) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology.
Published: |