Datasheet4U Logo Datasheet4U.com

74VHC139 - DUAL 2 TO 4 DECODER/DEMULTIPLEXER

General Description

- O teCMOS DUAL 2 TO 4 LINE DECODER/ ) leDEMULTIPLEXER fabricated with sub-micron t(s osilicon gate and double-layer metal wiring C2MOS stechnology.

c bThe active low enable input can be used for gating u Oor as a data input for demultiplexing applications.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74VHC139 Dual 2-to-4 Decoder/Demultiplexer Fairchild Semiconductor
74VHC132 Quad 2-Input NAND Schmitt Trigger Fairchild Semiconductor
74VHC132 Quad 2-Input NAND Schmitt Trigger National Semiconductor
74VHC138 3-to-8 Decoder/Demultiplexer Fairchild Semiconductor
74VHC138FT 3-to-8 Line Decoder Toshiba

Other Datasheets by STMicroelectronics

Part Number Description
74VHC132 QUAD 2-INPUT SCHMITT NAND GATE
74VHC138 3 TO 8 LINE DECODER
74VHC125 QUAD BUS BUFFERS
74VHC126 QUAD BUS BUFFERS
74VHC14 HEX SCHMITT INVERTER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
74VHC139 DUAL 2 TO 4 DECODER/DEMULTIPLEXER s HIGH SPEED: tPD = 5.0 ns (TYP.) at VCC = 5V s LOW POWER DISSIPATION: ICC = 4 µA (MAX.) at TA=25°C s HIGH NOISE IMMUNITY: VNIH = VNIL = 28% VCC (MIN.) )s POWER DOWN PROTECTION ON INPUTS t(ss SYMMETRICAL OUTPUT IMPEDANCE: c|IOH| = IOL = 8 mA (MIN) us BALANCED PROPAGATION DELAYS: dtPLH ≅ tPHL ro )s OPERATING VOLTAGE RANGE: P t(sVCC(OPR) = 2V to 5.5V s PIN AND FUNCTION COMPATIBLE WITH lete uc74 SERIES 139 ds IMPROVED LATCH-UP IMMUNITY bso ProDESCRIPTION The 74VHC139 is an advanced high-speed - O teCMOS DUAL 2 TO 4 LINE DECODER/ ) leDEMULTIPLEXER fabricated with sub-micron t(s osilicon gate and double-layer metal wiring C2MOS stechnology.