Datasheet4U Logo Datasheet4U.com

PSD835G2 - 4 Mbit + 256 Kbit dual Flash memories and 64 Kbit SRAM

Features

  • Flash in-system programmable (ISP) peripheral for 8-bit MCUs.
  • Dual bank flash memories.
  • 4 Mbits of primary Flash memory (8 uniform sectors, 64 Kbytes).
  • 256 Kbits of secondary Flash memory with 4 sectors.
  • Concurrent operation: READ from one memory while erasing and writing the other.
  • 64 Kbit of SRAM.
  • 52 reconfigurable I/O ports.
  • Enhanced JTAG serial port.
  • PLD with macrocells.
  • Over 3000 gates of PLD: CPLD and DPLD.
  • CPLD wi.

📥 Download Datasheet

Datasheet preview – PSD835G2

Datasheet Details

Part number PSD835G2
Manufacturer STMicroelectronics
File Size 697.86 KB
Description 4 Mbit + 256 Kbit dual Flash memories and 64 Kbit SRAM
Datasheet download datasheet PSD835G2 Datasheet
Additional preview pages of the PSD835G2 datasheet.
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
PSD835G2 Flash PSD, 5 V supply, for 8-bit MCUs 4 Mbit + 256 Kbit dual Flash memories and 64 Kbit SRAM Features ■ Flash in-system programmable (ISP) peripheral for 8-bit MCUs ■ Dual bank flash memories – 4 Mbits of primary Flash memory (8 uniform sectors, 64 Kbytes) – 256 Kbits of secondary Flash memory with 4 sectors – Concurrent operation: READ from one memory while erasing and writing the other ■ 64 Kbit of SRAM ■ 52 reconfigurable I/O ports ■ Enhanced JTAG serial port ■ PLD with macrocells – Over 3000 gates of PLD: CPLD and DPLD – CPLD with 16 output macrocells (OMCs) and 24 Rev 5 macrocells (IMCs) – DPLD - user defined internal chip select decoding ■ 52 individually configurable I/O port pins They can be used for the following functions: – MCU I/Os – PLD I/Os – Latched MCU address out
Published: |