Datasheet4U Logo Datasheet4U.com

STD9NM60N - N-channel Power MOSFET

General Description

This series of devices is realized with the second generation of MDmesh™ technology.

This revolutionary Power MOSFET associates a new vertical structure to the company’s strip layout to yield one of the world’s lowest on-resistance and gate charge.

Key Features

  • Order codes STD9NM60N STF9NM60N STP9NM60N VDSS (@Tjmax) RDS(on) max. 650 V < 0.745 Ω ID 6.5 A.
  • 100% avalanche tested.
  • Low input capacitance and gate charge.
  • Low gate input resistance.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
STD9NM60N N-Channel MOSFET INCHANGE
STD9NM40N N-Channel MOSFET INCHANGE
STD9NM50N N-Channel MOSFET INCHANGE
STD9N10 N-CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR ST Microelectronics
STD9N10-1 N-CHANNEL POWER MOS TRANSISTOR ST Microelectronics

Other Datasheets by STMicroelectronics

Part Number Description
STD9NM60 N-channel Power MOSFET
STD9NM60-1 N-channel Power MOSFET
STD9NM40N N-channel Power MOSFET
STD9NM50N N-channel Power MOSFET
STD9N60M2 N-channel Power MOSFET

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
STD9NM60N STF9NM60N, STP9NM60N N-channel 600 V, 0.63 Ω, 6.5 A TO-220, TO-220FP, DPAK MDmesh™ II Power MOSFET Features Order codes STD9NM60N STF9NM60N STP9NM60N VDSS (@Tjmax) RDS(on) max. 650 V < 0.745 Ω ID 6.5 A ■ 100% avalanche tested ■ Low input capacitance and gate charge ■ Low gate input resistance Application Switching applications Description This series of devices is realized with the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a new vertical structure to the company’s strip layout to yield one of the world’s lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters. 3 2 1 TO-220FP 3 2 1 TO-220 3 1 DPAK Figure 1. Internal schematic diagram $ ' 3 Table 1.