Datasheet4U Logo Datasheet4U.com

STM32F767IG - 32-bit MCU+FPU

This page provides the datasheet information for the STM32F767IG, a member of the STM32F765BI 32-bit MCU+FPU family.

Description

.

.

.

21 3.1 Arm® Cortex®-M7 with FPU 21 3.2 Memory pro

Features

  • Includes ST state-of-the-art patented technology.
  • Core: Arm® 32-bit Cortex®-M7 CPU with DPFPU, ART Accelerator and L1-cache: 16 Kbytes I/D cache, allowing 0-wait state execution from embedded flash memory and external memories, up to 216 MHz, MPU, 462 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1), and DSP instructions.
  • Memories.
  • Up to 2 Mbytes of flash memory, organized into two banks allowing read-while-write.
  • SRAM: 512 Kbytes (including 128 Kbytes of data.

📥 Download Datasheet

Datasheet preview – STM32F767IG

📁 Similar Datasheet

  • STM32F103ZE - ARM-CM3 Board User Manual (EMBEST)
  • STM301N - N-Channel MOSFET (SamHop Microelectronics)
  • STM-1116 - 800 - 1000 MHz High Linearity Active Transmit Mixer (ETC)
  • STM-2016 - 1800 - 2200 MHz High Linearity Silicon Germanium Active Transmit Mixer (Stanford Microdevices)
  • STM-3116 - High Linearity Active Transmit Mixer (Sirenza Microdevices)
  • STM-S3 - STRATUM 3 SIMPLIFIED CONTROL TIMING MODULES (Connor-Winfield)
  • STM-S3E - Stratum 3E Timing Module (Connor-Winfield)
  • STM025QVT-001 - LCD Module (Space Display)
  • STM1001 - Reset Circuit (ST Microelectronics)
  • STM101N - N-Channel MOSFET (SamHop Microelectronics)
Other Datasheets by STMicroelectronics

Full PDF Text Transcription

Click to expand full text
STM32F765xx STM32F767xx STM32F768Ax STM32F769xx Arm® Cortex®-M7 32-bit MCU+FPU, 462 DMIPS, up to 2 MB flash, 512+16+4 KB RAM, USB OTG HS/FS, 28 comm. int., LCD, DSI Datasheet - production data Features • Includes ST state-of-the-art patented technology • Core: Arm® 32-bit Cortex®-M7 CPU with DPFPU, ART Accelerator and L1-cache: 16 Kbytes I/D cache, allowing 0-wait state execution from embedded flash memory and external memories, up to 216 MHz, MPU, 462 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1), and DSP instructions.
Published: |