Datasheet4U Logo Datasheet4U.com

STP5N105K5 - N-channel Power MOSFET

General Description

This N-channel Zener-protected Power MOSFET is designed using ST’s revolutionary avalancherugged very high voltage MDmesh™ K5 technology, based on an innovative proprietary vertical structure.

Key Features

  • Order code VDS RDS(on) max. ID PTOT STP5N105K5 1050 V 3.5 Ω 3 A 85 W Figure 1: Internal schematic diagram D(2, TAB) G(1) S(3) AM01476v1.
  • Worldwide best FOM (figure of merit).
  • Ultra low gate charge.
  • 100% avalanche tested.
  • Zener-protected.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
STP5N60 N-Channel Enhancement Mode Power MOS Transistor ST Microelectronics
STP5N60FI N-Channel Enhancement Mode Power MOS Transistor ST Microelectronics
STP5N80 N-CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTORS ST Microelectronics
STP5N80FI N-CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTORS ST Microelectronics
STP5NA50 N - CHANNEL ENHANCEMENT MODE FAST POWER MOS TRANSISTOR ST Microelectronics

Other Datasheets by STMicroelectronics

Part Number Description
STP5N120 N-Channel Power MOSFET
STP5N60M2 N-channel Power MOSFET
STP5N62K3 N-channel MOSFET
STP5N80K5 N-channel Power MOSFET
STP5N90 N-CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
STP5N105K5 N-channel 1050 V, 2.9 Ω typ., 3 A MDmesh™ K5 Power MOSFET in a TO-220 package Datasheet - production data Features Order code VDS RDS(on) max. ID PTOT STP5N105K5 1050 V 3.5 Ω 3 A 85 W Figure 1: Internal schematic diagram D(2, TAB) G(1) S(3) AM01476v1  Worldwide best FOM (figure of merit)  Ultra low gate charge  100% avalanche tested  Zener-protected Applications  Switching applications Description This N-channel Zener-protected Power MOSFET is designed using ST’s revolutionary avalancherugged very high voltage MDmesh™ K5 technology, based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance, and ultra-low gate charge for applications which require superior power density and high efficiency.