Download K4S280832E-TL75 Datasheet PDF
K4S280832E-TL75 page 2
Page 2
K4S280832E-TL75 page 3
Page 3

K4S280832E-TL75 Description

Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications. Ordering Information Part No.

K4S280832E-TL75 Key Features

  • JEDEC standard 3.3V power supply
  • LVTTL patible with multiplexed address
  • Four banks operation
  • MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4 & 8 ) -. Burst type (Sequential & In
  • All inputs are sampled at the positive going edge of the system clock
  • Burst read single-bit write operation
  • DQM (x4,x8) & L(U)DQM (x16) for maskin
  • Auto & self refresh
  • 64ms refresh period (4K Cycle)

K4S280832E-TL75 Applications

  • Samsung Electronics reserves the right to change products or specification without notice