Datasheet4U Logo Datasheet4U.com

K4S640832D - 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL

General Description

The K4S640832D is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 2,097,152 words by 8 bits, fabricated with SAMSUNG′s high performance CMOS technology.

Key Features

  • JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -. Burst type (Sequential & Interleave) All inputs are sampled at the positive going edge of the system clock Burst read single-bit write operation DQM for masking Auto & self refresh 64ms refresh period (4K Cycle) CMOS SDRAM.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
K4S640832N 64Mb N-die SDRAM Samsung
K4S641632H 64Mb H-die SDRAM Samsung Electronics
K4S641632N 64Mb N-die SDRAM Samsung
K4S643232H-TC-L50 64Mb H-die (x32) SDRAM Samsung
K4S643232H-TC-L55 64Mb H-die (x32) SDRAM Samsung

Other Datasheets by Samsung Semiconductor

Part Number Description
K4S640832C 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL
K4S640832E 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL
K4S640832E-TC1H 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL
K4S640832E-TC1L 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL
K4S640832E-TC75 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
K4S640832D CMOS SDRAM 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL Revision 0.0 June 1999 * Samsung Electronics reserves the right to change products or specification without notice. Rev. 0.0 May 1999 K4S640832D 2M x 8Bit x 4 Banks Synchronous DRAM FEATURES • • • • JEDEC standard 3.3V power supply LVTTL compatible with multiplexed address Four banks operation MRS cycle with address key programs -. CAS latency (2 & 3) -. Burst length (1, 2, 4, 8 & Full page) -.