K4S643233F-SP Datasheet PDF - Samsung semiconductor 2Mx32 Mobile SDRAM 90FBGA CMOS SDRAM Specs

K4S643233F-SP - 2Mx32 Mobile SDRAM 90FBGA CMOS SDRAM

This page provides the datasheet information for the K4S643233F-SP, a member of the K4S643233F-SE 2Mx32 Mobile SDRAM 90FBGA CMOS SDRAM family.

Datasheet Summary

Description

The K4S643233F is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 524,288 words by 32 bits, fabricated with SAMSUNG′s high performance CMOS technology.

Synchronous design allows precise cycle control with the use of system clock.

Features

3.0V & 3.3 power supply. LVCMOS compatible with multiplexed address. Four banks operation. MRS cycle with address key programs. -. CAS latency (1, 2 & 3). -. Burst length (1, 2, 4, 8 & Full page). -. Burst type (Sequential & Interleave). All inputs are sampled at the positive going edge of the system clock . Burst read single-bit write operation. DQM for masking. Auto & self refresh. 64ms refresh period (4K cycle). Extended temperature operation (-25°C to.

Datasheet Details

Part number	K4S643233F-SP
Manufacturer	Samsung semiconductor
File Size	90.62 KB
Description	2Mx32 Mobile SDRAM 90FBGA CMOS SDRAM
Datasheet	K4S643233F-SP Datasheet
Additional preview pages of the K4S643233F-SP datasheet.

📁 Similar Datasheet

K4S643232H-TC-L50 - 64Mb H-die (x32) SDRAM (Samsung)

K4S643232H-TC-L55 - 64Mb H-die (x32) SDRAM (Samsung)

K4S643232H-TC-L60 - 64Mb H-die (x32) SDRAM (Samsung)

K4S643232H-TC-L70 - 64Mb H-die (x32) SDRAM (Samsung)

K4S643232H-UC-L50 - 2M x 32 SDRAM (Samsung)

K4S643232H-UC-L55 - 2M x 32 SDRAM (Samsung)

K4S643232H-UC-L60 - 2M x 32 SDRAM (Samsung)

K4S643232H-UC-L70 - 2M x 32 SDRAM (Samsung)

K4S640832N - 64Mb N-die SDRAM (Samsung)

K4S641632H - 64Mb H-die SDRAM (Samsung Electronics)

Full PDF Text Transcription

Click to expand full text

www.DataSheet4U.com K4S643233F-S(D)E/N/I/P CMOS SDRAM 2Mx32 Mobile SDRAM 90FBGA (VDD/VDDQ 3.0V/3.0V or 3.3V/3.3V) Revision 1.5 December 2002 Rev. 1.5 Dec. 2002 www.DataSheet4U.com K4S643233F-S(D)E/N/I/P 512K x 32Bit x 4 Banks SDRAM FEATURES • • • • 3.0V & 3.3 power supply. LVCMOS compatible with multiplexed address. Four banks operation. MRS cycle with address key programs. -. CAS latency (1, 2 & 3). -. Burst length (1, 2, 4, 8 & Full page). -. Burst type (Sequential & Interleave). All inputs are sampled at the positive going edge of the system clock . Burst read single-bit write operation. DQM for masking. Auto & self refresh. 64ms refresh period (4K cycle). Extended temperature operation (-25°C to 85 °C). Industrial temperature operation ( -40° C to 85° C).

Published: Mar 25, 2010 |